[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20170901095247.GY2598@lahna.fi.intel.com>
Date: Fri, 1 Sep 2017 12:52:47 +0300
From: Mika Westerberg <mika.westerberg@...ux.intel.com>
To: Bin Meng <bmeng.cn@...il.com>
Cc: Cyrille Pitchen <cyrille.pitchen@...ev4u.fr>,
Marek Vasut <marek.vasut@...il.com>,
Boris Brezillon <boris.brezillon@...e-electrons.com>,
Brian Norris <computersforpeace@...il.com>,
Richard Weinberger <richard@....at>,
David Woodhouse <dwmw2@...radead.org>,
linux-mtd <linux-mtd@...ts.infradead.org>,
linux-kernel <linux-kernel@...r.kernel.org>,
Stefan Roese <sr@...x.de>
Subject: Re: [PATCH 10/10] spi-nor: intel-spi: Fall back to use SW sequencer
to erase
On Fri, Sep 01, 2017 at 01:00:41AM -0700, Bin Meng wrote:
> /*
> + * Determine whether erase operatoin should use HW or SW sequencer.
^^^^^^^^^
Typo
> + *
> + * The HW sequencer has a predefined list of opcodes, with only the
> + * erase opcode being programmable in LVSCC and UVSCC registers.
> + * If these registers don't contain a valid erase opcode, erase
> + * cannot be done using HW sequencer.
> + */
Powered by blists - more mailing lists