[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Date: Sat, 09 Sep 2017 14:22:48 +0200
From: Heiko Stuebner <heiko@...ech.de>
To: Elaine Zhang <zhangqing@...k-chips.com>
Cc: mturquette@...libre.com, sboyd@...eaurora.org,
linux-clk@...r.kernel.org, linux-rockchip@...ts.infradead.org,
linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
xxx@...k-chips.com, xf@...k-chips.com, huangtao@...k-chips.com,
cl@...k-chips.com
Subject: Re: [PATCH v1 0/3] clk: rockchip: rk3128: fix up some clks
Am Freitag, 1. September 2017, 10:01:43 CEST schrieb Elaine Zhang:
> Elaine Zhang (3):
> clk: rockchip: rk3128: add pclk_pmu as critical clock
> clk: rockchip: rk3128: fix up pvtm and mipi_24m gate regs description
> error
> clk: rockchip: rk3126: add sclk_timer5 as critical clock
applied all 3 as fixes for 4.14
(with some adjustments on subjects and commit messages)
Thanks
Heiko
Powered by blists - more mailing lists