lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <1505399319-14782-5-git-send-email-pierre-yves.mordret@st.com> Date: Thu, 14 Sep 2017 16:28:38 +0200 From: Pierre-Yves MORDRET <pierre-yves.mordret@...com> To: Wolfram Sang <wsa@...-dreams.de>, Rob Herring <robh+dt@...nel.org>, Mark Rutland <mark.rutland@....com>, Maxime Coquelin <mcoquelin.stm32@...il.com>, Alexandre Torgue <alexandre.torgue@...com>, Russell King <linux@...linux.org.uk>, <linux-i2c@...r.kernel.org>, <devicetree@...r.kernel.org>, <linux-arm-kernel@...ts.infradead.org>, <linux-kernel@...r.kernel.org> CC: Pierre-Yves MORDRET <pierre-yves.mordret@...com> Subject: [PATCH v4 4/5] ARM: dts: stm32: Add I2C1 support for STM32F746 SoC This patch adds I2C1 support for STM32F746 SoC. Signed-off-by: M'boumba Cedric Madianga <cedric.madianga@...il.com> Signed-off-by: Pierre-Yves MORDRET <pierre-yves.mordret@...com> --- Version history: v4: v3: * None v2: * Update I2C SoC device tree with latest Linux version --- --- arch/arm/boot/dts/stm32f746.dtsi | 22 ++++++++++++++++++++++ 1 file changed, 22 insertions(+) diff --git a/arch/arm/boot/dts/stm32f746.dtsi b/arch/arm/boot/dts/stm32f746.dtsi index 4506eb9..ddd8f2c 100644 --- a/arch/arm/boot/dts/stm32f746.dtsi +++ b/arch/arm/boot/dts/stm32f746.dtsi @@ -361,6 +361,16 @@ bias-disable; }; }; + + i2c1_pins_b: i2c1@0 { + pins { + pinmux = <STM32F746_PB9_FUNC_I2C1_SDA>, + <STM32F746_PB8_FUNC_I2C1_SCL>; + bias-disable; + drive-open-drain; + slew-rate = <0>; + }; + }; }; crc: crc@...23000 { @@ -380,6 +390,18 @@ assigned-clocks = <&rcc 1 CLK_HSE_RTC>; assigned-clock-rates = <1000000>; }; + + i2c1: i2c@...05400 { + compatible = "st,stm32f7-i2c"; + reg = <0x40005400 0x400>; + interrupts = <31>, + <32>; + resets = <&rcc STM32F7_APB1_RESET(I2C1)>; + clocks = <&rcc 1 CLK_I2C1>; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; }; }; -- 2.7.4
Powered by blists - more mailing lists