linux-kernel - Re: [PATCH v4 17/18] fpga: clean up fpga Kconfig

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Thu, 14 Sep 2017 15:41:37 -0500
From:   Alan Tull <atull@...nel.org>
To:     matthew.gerlach@...ux.intel.com
Cc:     Moritz Fischer <mdf@...nel.org>,
        linux-kernel <linux-kernel@...r.kernel.org>,
        linux-fpga@...r.kernel.org
Subject: Re: [PATCH v4 17/18] fpga: clean up fpga Kconfig

On Thu, Sep 14, 2017 at 10:56 AM,  <matthew.gerlach@...ux.intel.com> wrote:

Hi Matthew,

>
> Hi Alan,
>
> s/mixxed/mixed/
>

OK, I'll fix that.

Alan

> On Wed, 13 Sep 2017, Alan Tull wrote:
>
>> The fpga menuconfig has gotten messy.  The bridges and managers are
>> mixxed together.
>>
>> * Separate the bridges and things dependent on CONFIG_FPGA_BRIDGE
>>  from the managers.
>> * Group the managers by vendor in order that they were added
>>  to the kernel.
>>
>> The following is what the menuconfig ends up looking like more or less
>> (platform dependencies are hiding some of these on any given
>> platform).
>>
>>    --- FPGA Configuration Framework
>>    <*>   Altera SOCFPGA FPGA Manager
>>    <*>   Altera SoCFPGA Arria10
>>    <*>   Altera Partial Reconfiguration IP Core
>>    <*>     Platform support of Altera Partial Reconfiguration IP Core
>>    <*>   Altera FPGA Passive Serial over SPI
>>    <*>   Altera Arria-V/Cyclone-V/Stratix-V CvP FPGA Manager
>>    <*>   Xilinx Zynq FPGA
>>    <*>   Xilinx Configuration over Slave Serial (SPI)
>>    <*>   Lattice iCE40 SPI
>>    <*>   Technologic Systems TS-73xx SBC FPGA Manager
>>    <*>   FPGA Bridge Framework
>>    <*>     Altera SoCFPGA FPGA Bridges
>>    <*>     Altera FPGA Freeze Bridge
>>    <*>     Xilinx LogiCORE PR Decoupler
>>    <*>     FPGA Region
>>    <*>       FPGA Region Device Tree Overlay Support
>>
>> Signed-off-by: Alan Tull <atull@...nel.org>
>> ---
>> v4: Patch added to patchset in v4