[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <1505373391-18697-1-git-send-email-fahad.kunnathadi@dexceldesigns.com>
Date: Thu, 14 Sep 2017 12:46:31 +0530
From: Fahad Kunnathadi <fahad.kunnathadi@...celdesigns.com>
To: f.fainelli@...il.com
Cc: michal.simek@...inx.com, soren.brinkmann@...inx.com,
netdev@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-kernel@...r.kernel.org,
Fahad Kunnathadi <fahad.kunnathadi@...celdesigns.com>
Subject: [PATCH] net: phy: Fix mask value write on gmii2rgmii converter speed register.
To clear Speed Selection in MDIO control register(0x10),
ie, clear bits 6 and 13 to zero while keeping other bits same.
Before AND operation,The Mask value has to be perform with bitwise NOT
operation (ie, ~ operator)
This patch clears current speed selection before writing the
new speed settings to gmii2rgmii converter
Signed-off-by: Fahad Kunnathadi <fahad.kunnathadi@...celdesigns.com>
---
drivers/net/phy/xilinx_gmii2rgmii.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/net/phy/xilinx_gmii2rgmii.c b/drivers/net/phy/xilinx_gmii2rgmii.c
index d15dd39..2e5150b 100644
--- a/drivers/net/phy/xilinx_gmii2rgmii.c
+++ b/drivers/net/phy/xilinx_gmii2rgmii.c
@@ -44,7 +44,7 @@ static int xgmiitorgmii_read_status(struct phy_device *phydev)
priv->phy_drv->read_status(phydev);
val = mdiobus_read(phydev->mdio.bus, priv->addr, XILINX_GMII2RGMII_REG);
- val &= XILINX_GMII2RGMII_SPEED_MASK;
+ val &= ~XILINX_GMII2RGMII_SPEED_MASK;
if (phydev->speed == SPEED_1000)
val |= BMCR_SPEED1000;
--
1.9.1
Powered by blists - more mailing lists