[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <59C0B8AD.4010201@huawei.com>
Date: Tue, 19 Sep 2017 14:26:53 +0800
From: "Leizhen (ThunderTown)" <thunder.leizhen@...wei.com>
To: Nate Watterson <nwatters@...eaurora.org>,
Will Deacon <will.deacon@....com>,
Joerg Roedel <joro@...tes.org>,
linux-arm-kernel <linux-arm-kernel@...ts.infradead.org>,
iommu <iommu@...ts.linux-foundation.org>,
Robin Murphy <robin.murphy@....com>,
linux-kernel <linux-kernel@...r.kernel.org>
CC: Jinyue Li <lijinyue@...wei.com>,
Kefeng Wang <wangkefeng.wang@...wei.com>,
Libin <huawei.libin@...wei.com>,
Hanjun Guo <guohanjun@...wei.com>
Subject: Re: [PATCH v2 0/3] arm-smmu: performance optimization
On 2017/9/19 12:31, Nate Watterson wrote:
> Hi Leizhen,
>
> On 9/12/2017 9:00 AM, Zhen Lei wrote:
>> v1 -> v2:
>> base on (add02cfdc9bc2 "iommu: Introduce Interface for IOMMU TLB Flushing")
>>
>> Zhen Lei (3):
>> iommu/arm-smmu-v3: put off the execution of TLBI* to reduce lock
>> confliction
>> iommu/arm-smmu-v3: add support for unmap an iova range with only one
>> tlb sync
>
> I tested these (2) patches on QDF2400 hardware and saw performance
> improvements in line with those I reported when testing the original
> series. I don't have any hardware close at hand to test the 3rd patch
> in the series so that will have to come from someone else.
Thanks a lot.
>
> Tested-by: Nate Watterson <nwatters@...eaurora.org>
>
> Thanks,
> Nate
>
>> iommu/arm-smmu: add support for unmap a memory range with only one tlb
>> sync
>>
>> drivers/iommu/arm-smmu-v3.c | 52 ++++++++++++++++++++++++++++++++++----
>> drivers/iommu/arm-smmu.c | 10 ++++++++
>> drivers/iommu/io-pgtable-arm-v7s.c | 32 +++++++++++++++--------
>> drivers/iommu/io-pgtable-arm.c | 30 ++++++++++++++--------
>> drivers/iommu/io-pgtable.h | 1 +
>> 5 files changed, 99 insertions(+), 26 deletions(-)
>>
>
--
Thanks!
BestRegards
Powered by blists - more mailing lists