lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Tue, 19 Sep 2017 13:44:06 +0200 From: <gabriel.fernandez@...com> To: Rob Herring <robh+dt@...nel.org>, Mark Rutland <mark.rutland@....com>, Russell King <linux@...linux.org.uk>, Maxime Coquelin <mcoquelin.stm32@...il.com>, Alexandre Torgue <alexandre.torgue@...com>, Michael Turquette <mturquette@...libre.com>, Stephen Boyd <sboyd@...eaurora.org>, Nicolas Pitre <nico@...aro.org>, Arnd Bergmann <arnd@...db.de>, <daniel.thompson@...aro.org>, <andrea.merello@...il.com>, <radoslaw.pietrzyk@...il.com>, Lee Jones <lee.jones@...aro.org> CC: <devicetree@...r.kernel.org>, <linux-arm-kernel@...ts.infradead.org>, <linux-kernel@...r.kernel.org>, <linux-clk@...r.kernel.org>, <gabriel.fernandez@...com>, <ludovic.barre@...com>, <olivier.bideau@...com>, <amelie.delaunay@...com>, <gabriel.fernandez.st@...il.com> Subject: [PATCH] dt-bindings: clk: stm32h7: fix clock-cell size From: Gabriel Fernandez <gabriel.fernandez@...com> The clock-cell size is 1 on stm32h7 plaform. Signed-off-by: Gabriel Fernandez <gabriel.fernandez@...com> Fixes: 3e4d618b0722 ("clk: stm32h7: Add stm32h743 clock driver") --- Documentation/devicetree/bindings/clock/st,stm32h7-rcc.txt | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/clock/st,stm32h7-rcc.txt b/Documentation/devicetree/bindings/clock/st,stm32h7-rcc.txt index a135504..cac24ee 100644 --- a/Documentation/devicetree/bindings/clock/st,stm32h7-rcc.txt +++ b/Documentation/devicetree/bindings/clock/st,stm32h7-rcc.txt @@ -32,7 +32,7 @@ Example: compatible = "st,stm32h743-rcc", "st,stm32-rcc"; reg = <0x58024400 0x400>; #reset-cells = <1>; - #clock-cells = <2>; + #clock-cells = <1>; clocks = <&clk_hse>, <&clk_lse>, <&clk_i2s_ckin>; st,syscfg = <&pwrcfg>; -- 1.9.1
Powered by blists - more mailing lists