| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Wed, 20 Sep 2017 17:49:24 +0800
From: <sean.wang@...iatek.com>
To: <sboyd@...eaurora.org>, <mturquette@...libre.com>,
<robh+dt@...nel.org>, <matthias.bgg@...il.com>,
<mark.rutland@....com>, <p.zabel@...gutronix.de>
CC: <devicetree@...r.kernel.org>, <linux-mediatek@...ts.infradead.org>,
<linux-clk@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>,
<linux-kernel@...r.kernel.org>, Sean Wang <sean.wang@...iatek.com>
Subject: [PATCH 0/4] add support of clock driver on MediaTek MT7622
From: Sean Wang <sean.wang@...iatek.com>
Add clock driver required by each function driver on MT7622 SoC with
adding all clocks exported from every hardware subsystem such as topckgen,
apmixedsys, infracfg, pericfg , pciessys, ssusbsys, ethsys and audsys.
Chen Zhong (2):
clk: mediatek: add the option for determining PLL source clock
clk: mediatek: add clocks dt-bindings required header for MT7622 SoC
Sean Wang (2):
dt-bindings: clock: mediatek: document clk bindings for MediaTek
MT7622 SoC
clk: mediatek: add clock support for MT7622 SoC
.../bindings/arm/mediatek/mediatek,apmixedsys.txt | 1 +
.../bindings/arm/mediatek/mediatek,audsys.txt | 22 +
.../bindings/arm/mediatek/mediatek,ethsys.txt | 1 +
.../bindings/arm/mediatek/mediatek,hifsys.txt | 1 +
.../bindings/arm/mediatek/mediatek,infracfg.txt | 1 +
.../bindings/arm/mediatek/mediatek,pciesys.txt | 22 +
.../bindings/arm/mediatek/mediatek,pericfg.txt | 1 +
.../bindings/arm/mediatek/mediatek,sgmiisys.txt | 22 +
.../bindings/arm/mediatek/mediatek,ssusbsys.txt | 22 +
.../bindings/arm/mediatek/mediatek,topckgen.txt | 1 +
drivers/clk/mediatek/Kconfig | 30 +
drivers/clk/mediatek/Makefile | 4 +
drivers/clk/mediatek/clk-mt7622-aud.c | 195 ++++++
drivers/clk/mediatek/clk-mt7622-eth.c | 156 +++++
drivers/clk/mediatek/clk-mt7622-hif.c | 169 +++++
drivers/clk/mediatek/clk-mt7622.c | 780 +++++++++++++++++++++
drivers/clk/mediatek/clk-mtk.h | 1 +
drivers/clk/mediatek/clk-pll.c | 5 +-
include/dt-bindings/clock/mt7622-clk.h | 289 ++++++++
19 files changed, 1722 insertions(+), 1 deletion(-)
create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,audsys.txt
create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,pciesys.txt
create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,sgmiisys.txt
create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,ssusbsys.txt
create mode 100644 drivers/clk/mediatek/clk-mt7622-aud.c
create mode 100644 drivers/clk/mediatek/clk-mt7622-eth.c
create mode 100644 drivers/clk/mediatek/clk-mt7622-hif.c
create mode 100644 drivers/clk/mediatek/clk-mt7622.c
create mode 100644 include/dt-bindings/clock/mt7622-clk.h
--
2.7.4
Powered by blists - more mailing lists