lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Mon, 16 Oct 2017 22:18:46 +0300 From: Jarkko Sakkinen <jarkko.sakkinen@...ux.intel.com> To: intel-sgx-kernel-dev@...ts.01.org Cc: platform-driver-x86@...r.kernel.org, linux-kernel@...r.kernel.org, Sean Christopherson <sean.j.christopherson@...el.com>, Jarkko Sakkinen <jarkko.sakkinen@...ux.intel.com> Subject: [PATCH v4 03/12] x86: define the feature control MSR's SGX enable bit From: Sean Christopherson <sean.j.christopherson@...el.com> Signed-off-by: Sean Christopherson <sean.j.christopherson@...el.com> Signed-off-by: Jarkko Sakkinen <jarkko.sakkinen@...ux.intel.com> --- arch/x86/include/asm/msr-index.h | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/x86/include/asm/msr-index.h b/arch/x86/include/asm/msr-index.h index 17f5c12e1afd..b35cb98b5d60 100644 --- a/arch/x86/include/asm/msr-index.h +++ b/arch/x86/include/asm/msr-index.h @@ -435,6 +435,7 @@ #define FEATURE_CONTROL_LOCKED (1<<0) #define FEATURE_CONTROL_VMXON_ENABLED_INSIDE_SMX (1<<1) #define FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX (1<<2) +#define FEATURE_CONTROL_SGX_ENABLE (1<<18) #define FEATURE_CONTROL_LMCE (1<<20) #define MSR_IA32_APICBASE 0x0000001b -- 2.14.1
Powered by blists - more mailing lists