[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <db0a29ba-f30e-e38c-04b1-c8cd4c832620@monstr.eu>
Date: Fri, 20 Oct 2017 12:42:32 +0200
From: Michal Simek <monstr@...str.eu>
To: Michal Simek <michal.simek@...inx.com>,
linux-kernel@...r.kernel.org, Tejun Heo <tj@...nel.org>
Cc: Alexander Graf <agraf@...e.de>, Rob Herring <robh@...nel.org>,
Anurag Kumar Vulisha <anurag.kumar.vulisha@...inx.com>,
linux-ide@...r.kernel.org
Subject: Re: [PATCH v2 2/9] ata: ceva: Move sata port phy oob settings to
device-tree
Hi Tejun,
On 21.8.2017 13:17, Michal Simek wrote:
> From: Anurag Kumar Vulisha <anurag.kumar.vulisha@...inx.com>
>
> In SATA Speed negotiation happens with OOB(Out of Band) signals. These OOB
> signal timing values are configured through vendor specific registers in the
> SATA controller. These OOB timings depends on the generator and detector clock
> frequency, which varies from board to board (ex: ep108 and zc1751 has different
> clock frequencies).
> To avoid maintaing these OOB settings in the driver, it is better to move these
> settings to the device-tree node and read from the device-tree.
>
> This patch does the same.
>
> Signed-off-by: Anurag Kumar Vulisha <anuragku@...inx.com>
> Signed-off-by: Michal Simek <michal.simek@...inx.com>
Can you please look at these patches?
Thanks,
Michal
--
Michal Simek, Ing. (M.Eng), OpenPGP -> KeyID: FE3D1F91
w: www.monstr.eu p: +42-0-721842854
Maintainer of Linux kernel - Xilinx Microblaze
Maintainer of Linux kernel - Xilinx Zynq ARM and ZynqMP ARM64 SoCs
U-Boot custodian - Xilinx Microblaze/Zynq/ZynqMP SoCs
Download attachment "signature.asc" of type "application/pgp-signature" (199 bytes)
Powered by blists - more mailing lists