[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20171020195934.32108-1-kirill.shutemov@linux.intel.com>
Date: Fri, 20 Oct 2017 22:59:30 +0300
From: "Kirill A. Shutemov" <kirill.shutemov@...ux.intel.com>
To: Ingo Molnar <mingo@...hat.com>,
Linus Torvalds <torvalds@...ux-foundation.org>, x86@...nel.org,
Thomas Gleixner <tglx@...utronix.de>,
"H. Peter Anvin" <hpa@...or.com>
Cc: Andy Lutomirski <luto@...capital.net>,
Cyrill Gorcunov <gorcunov@...nvz.org>,
Borislav Petkov <bp@...e.de>, Andi Kleen <ak@...ux.intel.com>,
linux-mm@...ck.org, linux-kernel@...r.kernel.org,
"Kirill A. Shutemov" <kirill.shutemov@...ux.intel.com>
Subject: [PATCH 0/4] Boot-time switching between 4- and 5-level paging for 4.15, Part 2
Hi Ingo,
Here's the second bunch of patches that prepare kernel to boot-time switching
between paging modes.
It's a small one. I hope we can get it in quick. :)
I include the zsmalloc patch again. We need something to address the issue.
If we would find a better solution, we can come back to the topic and
rework it.
Apart from zsmalloc patch, the patchset includes changes to decompression
code. I reworked these patches. They are split not exactly the way you've
described before, but I hope it's sensible anyway.
Please review and consider applying.
Kirill A. Shutemov (4):
mm/zsmalloc: Prepare to variable MAX_PHYSMEM_BITS
x86/boot/compressed/64: Detect and handle 5-level paging at boot-time
x86/boot/compressed/64: Introduce place_trampoline()
x86/boot/compressed/64: Handle 5-level paging boot if kernel is above 4G
arch/x86/boot/compressed/head_64.S | 99 ++++++++++++++++++++---------
arch/x86/boot/compressed/pagetable.c | 61 ++++++++++++++++++
arch/x86/boot/compressed/pagetable.h | 18 ++++++
arch/x86/include/asm/pgtable-3level_types.h | 1 +
arch/x86/include/asm/pgtable_64_types.h | 2 +
mm/zsmalloc.c | 13 ++--
6 files changed, 158 insertions(+), 36 deletions(-)
create mode 100644 arch/x86/boot/compressed/pagetable.h
--
2.14.2
Powered by blists - more mailing lists