linux-kernel - Re: [PATCH v2 1/3] clk: hisilicon: add CRG driver Hi3521A SoC

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <20171024184250.d4wmzr6osd4o53oz@rob-hp-laptop>
Date:   Tue, 24 Oct 2017 13:42:50 -0500
From:   Rob Herring <robh@...nel.org>
To:     "Marty E. Plummer" <hanetzer@...rtmail.com>
Cc:     linux-arm-kernel@...ts.infradead.org, mturquette@...libre.com,
        sboyd@...eaurora.org, mark.rutland@....com,
        xuejiancheng@...ilicon.com, zhangfei.gao@...aro.org,
        wnpan@...ilicon.com, linux-kernel@...r.kernel.org,
        linux-clk@...r.kernel.org, devicetree@...r.kernel.org,
        xuwei5@...ilicon.com, linux@...linux.org.uk
Subject: Re: [PATCH v2 1/3] clk: hisilicon: add CRG driver Hi3521A SoC

On Tue, Oct 17, 2017 at 05:38:52PM -0500, Marty E. Plummer wrote:
> Add CRG driver for Hi3521A SoC. CRG (Clock and Reset Generator) module
> generates clock and reset signals used by other module blocks on SoC.
> 
> Signed-off-by: Marty E. Plummer <hanetzer@...rtmail.com>
> ---
> Changes in v2:
>   - Switched to SPDX tags and GPL-2.0+
> 
>  drivers/clk/hisilicon/Kconfig             |   7 ++
>  drivers/clk/hisilicon/Makefile            |   1 +
>  drivers/clk/hisilicon/crg-hi3521a.c       | 196 ++++++++++++++++++++++++++++++

>  include/dt-bindings/clock/hi3521a-clock.h |  23 ++++

Acked-by: Rob Herring <robh@...nel.org>