linux-kernel - [PATCH v2 3/3] dts: arm64: Add mailbox binding for hi3660

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <1509084904-2505-4-git-send-email-zhongkaihua@huawei.com>
Date:   Fri, 27 Oct 2017 14:15:04 +0800
From:   Kaihua Zhong <zhongkaihua@...wei.com>
To:     <robh+dt@...nel.org>, <mark.rutland@....com>,
        <xuwei5@...ilicon.com>, <catalin.marinas@....com>,
        <will.deacon@....com>, <jassisinghbrar@...il.com>
CC:     <devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
        <linux-arm-kernel@...ts.infradead.org>, <guodong.xu@...aro.org>,
        <haojian.zhuang@...aro.org>, <suzhuangluan@...ilicon.com>,
        <xuezhiliang@...ilicon.com>, <kevin.wangtao@...ilicon.com>,
        <zhongkaihua@...wei.com>
Subject: [PATCH v2 3/3] dts: arm64: Add mailbox binding for hi3660

Add DT binding for mailbox driver.

Cc: John Stultz <john.stultz@...aro.org>
Cc: Guodong Xu <guodong.xu@...aro.org>
Cc: Haojian Zhuang <haojian.zhuang@...aro.org>
Cc: Niranjan Yadla <nyadla@...ence.com>
Cc: Raj Pawate <pawateb@...ence.com>
Signed-off-by: Leo Yan <leo.yan@...aro.org>
Signed-off-by: Ruyi Wang <wangruyi@...wei.com>
Signed-off-by: Kaihua Zhong <zhongkaihua@...wei.com>
---
 arch/arm64/boot/dts/hisilicon/hi3660.dtsi | 8 ++++++++
 1 file changed, 8 insertions(+)

diff --git a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi
index 610990f..451b6bf 100644
--- a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi
+++ b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi
@@ -285,6 +285,14 @@
 			#reset-cells = <2>;
 		};
 
+		mailbox: mailbox@...6b000 {
+			compatible = "hisilicon,hi3660-mbox";
+			reg = <0x0 0xe896b000 0x0 0x1000>;
+			interrupts = <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 193 IRQ_TYPE_LEVEL_HIGH>;
+			#mbox-cells = <3>;
+		};
+
 		dual_timer0: timer@...14000 {
 			compatible = "arm,sp804", "arm,primecell";
 			reg = <0x0 0xfff14000 0x0 0x1000>;
-- 
1.9.1