linux-kernel - Re: [PATCH v2] ARM: dts: exynos: add cpu perf counters to Exynos54xx boards

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <CAJKOXPekn5JUmjcmcqT6HHQUbd7yCGC9mA-oPcEMRjTL0OvQ3g@mail.gmail.com>
Date:   Mon, 30 Oct 2017 10:38:38 +0100
From:   Krzysztof Kozlowski <krzk@...nel.org>
To:     Marian Mihailescu <mihailescu2m@...il.com>
Cc:     Rob Herring <robh+dt@...nel.org>,
        Mark Rutland <mark.rutland@....com>,
        Russell King <linux@...linux.org.uk>,
        Kukjin Kim <kgene@...nel.org>, devicetree@...r.kernel.org,
        linux-arm-kernel@...ts.infradead.org,
        linux-samsung-soc@...r.kernel.org, linux-kernel@...r.kernel.org,
        Willy Wolff <willy.mh.wolff@...il.com>
Subject: Re: [PATCH v2] ARM: dts: exynos: add cpu perf counters to Exynos54xx boards

On Mon, Oct 30, 2017 at 10:34 AM, Marian Mihailescu
<mihailescu2m@...il.com> wrote:
> Hi,
>
> Can I get feedback on this last patch?

Just six days passed... I'll take a look soon, it is not lost. But
anyway merge window is too close so I am not planning to take anything
more for upcoming release.

Best regards.
Krzysztof


>
> Thanks,
> Marian
> Either I've been missing something or nothing has been going on. (K. E. Gordon)
>
>
> On Tue, Oct 24, 2017 at 12:59 PM, memeka <mihailescu2m@...il.com> wrote:
>> Enable support for ARM Performance Monitoring Units available in Cortex-A7
>> and Cortex-A15 CPU cores for Exynos54xx SoCs (5410, 5420 and 5422/5800).
>>
>> The PMUs interrupts are defined in the common exynos54xx.dtsi device tree,
>> but the PMUs are enabled and have their interrupt CPU affinity defined
>> next to each SoC's cpus node.
>>
>> Tested with perf on Odroid XU4 (Exynos5422):
>> armv7_cortex_a7 PMU driver: 5 counters available
>> armv7_cortex_a15 PMU driver: 7 counters available
>>
>> Suggested-by: Marek Szyprowski <m.szyprowski@...sung.com>
>> Signed-off-by: Marian Mihailescu <mihailescu2m@...il.com>
>> Signed-off-by: Willy Wolff <willy.mh.wolff@...il.com>
>>