[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20171031183258.uqqhe6qdyivx3t6f@pd.tnic>
Date: Tue, 31 Oct 2017 19:32:58 +0100
From: Borislav Petkov <bp@...en8.de>
To: "Yu, Fenghua" <fenghua.yu@...el.com>
Cc: "Kammela, Gayatri" <gayatri.kammela@...el.com>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"x86@...nel.org" <x86@...nel.org>,
"hpa@...ux.intel.com" <hpa@...ux.intel.com>,
Thomas Gleixner <tglx@...utronix.de>,
"Kleen, Andi" <andi.kleen@...el.com>,
"Shankar, Ravi V" <ravi.v.shankar@...el.com>,
"Neri, Ricardo" <ricardo.neri@...el.com>,
"Zhong, Yang" <yang.zhong@...el.com>
Subject: Re: [PATCH v2] x86/cpufeatures: Enable new SSE/AVX/AVX512 cpu
features
On Tue, Oct 31, 2017 at 06:25:55PM +0000, Yu, Fenghua wrote:
> We may need to send a patch to fix a few legacy names that don't match
> exactly specs, e.g. AVX512VBMI as you mentioned.
Or we can make them all uniform and ignore the spec. It's not like they
would be harder to grep afterwards.
--
Regards/Gruss,
Boris.
Good mailing practices for 400: avoid top-posting and trim the reply.
Powered by blists - more mailing lists