[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20171106171519.xomnca72adqtzm2n@rob-hp-laptop>
Date: Mon, 6 Nov 2017 11:15:19 -0600
From: Rob Herring <robh@...nel.org>
To: Chunyan Zhang <chunyan.zhang@...eadtrum.com>
Cc: Stephen Boyd <sboyd@...eaurora.org>,
Michael Turquette <mturquette@...libre.com>,
Mark Rutland <mark.rutland@....com>,
Catalin Marinas <catalin.marinas@....com>,
Will Deacon <will.deacon@....com>, linux-clk@...r.kernel.org,
devicetree@...r.kernel.org, Arnd Bergmann <arnd@...db.de>,
Mark Brown <broonie@...nel.org>,
Xiaolong Zhang <xiaolong.zhang@...eadtrum.com>,
Ben Li <ben.li@...eadtrum.com>,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
Orson Zhai <orson.zhai@...eadtrum.com>,
Chunyan Zhang <zhang.lyra@...il.com>
Subject: Re: [PATCH V3 02/11] dt-bindings: Add Spreadtrum clock binding
documentation
On Thu, Nov 02, 2017 at 02:56:17PM +0800, Chunyan Zhang wrote:
> Introduce a new binding with its documentation for Spreadtrum clock
> sub-framework.
>
> Signed-off-by: Chunyan Zhang <chunyan.zhang@...eadtrum.com>
> ---
> Documentation/devicetree/bindings/clock/sprd.txt | 55 ++++++++++++++++++++++++
> 1 file changed, 55 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/clock/sprd.txt
>
> diff --git a/Documentation/devicetree/bindings/clock/sprd.txt b/Documentation/devicetree/bindings/clock/sprd.txt
> new file mode 100644
> index 0000000..5c09529
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/clock/sprd.txt
> @@ -0,0 +1,55 @@
> +Spreadtrum Clock Binding
> +------------------------
> +
> +Required properties:
> +- compatible: should contain the following compatible strings:
> + - "sprd,sc9860-pmu-gate"
> + - "sprd,sc9860-pll"
> + - "sprd,sc9860-ap-clk"
> + - "sprd,sc9860-aon-prediv"
> + - "sprd,sc9860-apahb-gate"
> + - "sprd,sc9860-aon-gate"
> + - "sprd,sc9860-aonsecure-clk"
> + - "sprd,sc9860-agcp-gate"
> + - "sprd,sc9860-gpu-clk"
> + - "sprd,sc9860-vsp-clk"
> + - "sprd,sc9860-vsp-gate"
> + - "sprd,sc9860-cam-clk"
> + - "sprd,sc9860-cam-gate"
> + - "sprd,sc9860-disp-clk"
> + - "sprd,sc9860-disp-gate"
> + - "sprd,sc9860-apapb-gate"
> +
> +- #clock-cells: must be 1
> +
> +- clocks : shall be the input parent clock(s) phandle for the clock.
You need to document how many clocks for each block.
> +
> +Optional properties:
> +
> +- reg: Contain the registers base address and length. It must be configured only if no 'sprd,syscon' under the node.
> +
> +- sprd,syscon: phandle to the syscon which is in the same address area with the clock.
> +
> +Example:
> +
> + pmu_gate: pmu-gate {
> + compatible = "sprd,sc9860-pmu-gate";
> + sprd,syscon = <&pmu_apb>;
Ideally, the pmu-gate node would be a child of pmu_apb and use the reg
property if clock registers are a contiguous range. Then you don't need
this phandle.
> + clocks = <&ext_26m>;
> + #clock-cells = <1>;
> + };
> +
> + pll: pll {
> + compatible = "sprd,sc9860-pll";
> + sprd,syscon = <&ana_apb>;
Same here.
> + clocks = <&pmu_gate 0>;
> + #clock-cells = <1>;
> + };
> +
> + ap_clk: clock-controller@...00000 {
> + compatible = "sprd,sc9860-ap-clk";
> + reg = <0 0x20000000 0 0x400>;
> + clocks = <&ext_26m>, <&pll 0>,
> + <&pmu_gate 0>;
> + #clock-cells = <1>;
> + };
> --
> 2.7.4
>
Powered by blists - more mailing lists