linux-kernel - RE: [PATCH v4 1/9] ACPICA: Add additional PPTT flags for cache properties

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <94F2FBAB4432B54E8AACC7DFDE6C92E37E618DB4@ORSMSX110.amr.corp.intel.com>
Date:   Fri, 10 Nov 2017 17:13:19 +0000
From:   "Moore, Robert" <robert.moore@...el.com>
To:     Jeremy Linton <jeremy.linton@....com>,
        "linux-acpi@...r.kernel.org" <linux-acpi@...r.kernel.org>
CC:     "linux-arm-kernel@...ts.infradead.org" 
        <linux-arm-kernel@...ts.infradead.org>,
        "sudeep.holla@....com" <sudeep.holla@....com>,
        "hanjun.guo@...aro.org" <hanjun.guo@...aro.org>,
        "lorenzo.pieralisi@....com" <lorenzo.pieralisi@....com>,
        "rjw@...ysocki.net" <rjw@...ysocki.net>,
        "will.deacon@....com" <will.deacon@....com>,
        "catalin.marinas@....com" <catalin.marinas@....com>,
        "gregkh@...uxfoundation.org" <gregkh@...uxfoundation.org>,
        "viresh.kumar@...aro.org" <viresh.kumar@...aro.org>,
        "mark.rutland@....com" <mark.rutland@....com>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
        "linux-pm@...r.kernel.org" <linux-pm@...r.kernel.org>,
        "jhugo@...eaurora.org" <jhugo@...eaurora.org>,
        "wangxiongfeng2@...wei.com" <wangxiongfeng2@...wei.com>,
        "Jonathan.Zhang@...ium.com" <Jonathan.Zhang@...ium.com>,
        "ahs3@...hat.com" <ahs3@...hat.com>,
        "Jayachandran.Nair@...ium.com" <Jayachandran.Nair@...ium.com>,
        "austinwc@...eaurora.org" <austinwc@...eaurora.org>,
        "lenb@...nel.org" <lenb@...nel.org>,
        "Zheng, Lv" <lv.zheng@...el.com>,
        "devel@...ica.org" <devel@...ica.org>
Subject: RE: [PATCH v4 1/9] ACPICA: Add additional PPTT flags for cache
 properties

Included in ACPICA version 20171110


> -----Original Message-----
> From: Jeremy Linton [mailto:jeremy.linton@....com]
> Sent: Thursday, November 9, 2017 1:03 PM
> To: linux-acpi@...r.kernel.org
> Cc: linux-arm-kernel@...ts.infradead.org; sudeep.holla@....com;
> hanjun.guo@...aro.org; lorenzo.pieralisi@....com; rjw@...ysocki.net;
> will.deacon@....com; catalin.marinas@....com;
> gregkh@...uxfoundation.org; viresh.kumar@...aro.org;
> mark.rutland@....com; linux-kernel@...r.kernel.org; linux-
> pm@...r.kernel.org; jhugo@...eaurora.org; wangxiongfeng2@...wei.com;
> Jonathan.Zhang@...ium.com; ahs3@...hat.com;
> Jayachandran.Nair@...ium.com; austinwc@...eaurora.org; lenb@...nel.org;
> Moore, Robert <robert.moore@...el.com>; Zheng, Lv <lv.zheng@...el.com>;
> devel@...ica.org; Jeremy Linton <jeremy.linton@....com>
> Subject: [PATCH v4 1/9] ACPICA: Add additional PPTT flags for cache
> properties
> 
> The PPTT table has a number of flags that can be set to describe whether
> the cache is I/D/U and the allocation and write policies. Add these
> flags.
> 
> Signed-off-by: Jeremy Linton <jeremy.linton@....com>
> ---
>  include/acpi/actbl1.h | 14 ++++++++++++++
>  1 file changed, 14 insertions(+)
> 
> diff --git a/include/acpi/actbl1.h b/include/acpi/actbl1.h index
> 6b8714a428b6..71f874e2790d 100644
> --- a/include/acpi/actbl1.h
> +++ b/include/acpi/actbl1.h
> @@ -1346,6 +1346,20 @@ struct acpi_pptt_cache {
>  #define ACPI_PPTT_MASK_CACHE_TYPE           (0x0C)	/* Cache type */
>  #define ACPI_PPTT_MASK_WRITE_POLICY         (0x10)	/* Write policy */
> 
> +/* Attributes describing cache */
> +#define ACPI_PPTT_CACHE_READ_ALLOCATE	    (0x0)   /* Cache line is
> allocated on read */
> +#define ACPI_PPTT_CACHE_WRITE_ALLOCATE	    (0x01)  /* Cache line is
> allocated on write */
> +#define ACPI_PPTT_CACHE_RW_ALLOCATE	    (0x02)  /* Cache line is
> allocated on read and write */
> +#define ACPI_PPTT_CACHE_RW_ALLOCATE_ALT	    (0x03)  /* Alternate
> representation of above */
> +
> +#define ACPI_PPTT_CACHE_TYPE_DATA	    (0x0)   /* Data cache */
> +#define ACPI_PPTT_CACHE_TYPE_INSTR	    (1<<2)  /* Instruction cache */
> +#define ACPI_PPTT_CACHE_TYPE_UNIFIED	    (2<<2)  /* Unified I & D cache
> */
> +#define ACPI_PPTT_CACHE_TYPE_UNIFIED_ALT    (3<<2)  /* Alternate
> representation of above */
> +
> +#define ACPI_PPTT_CACHE_POLICY_WB	    (0x0)   /* Cache is write back
> */
> +#define ACPI_PPTT_CACHE_POLICY_WT	    (1<<4)  /* Cache is write
> through */
> +
>  /* 2: ID Structure */
> 
>  struct acpi_pptt_id {
> --
> 2.13.5