linux-kernel - Re: [PATCH v5 03/11] x86: define the feature control MSR's SGX enable bit

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <20171117214826.GC25974@fury>
Date:   Fri, 17 Nov 2017 13:48:26 -0800
From:   Darren Hart <dvhart@...radead.org>
To:     Jarkko Sakkinen <jarkko.sakkinen@...ux.intel.com>
Cc:     intel-sgx-kernel-dev@...ts.01.org,
        platform-driver-x86@...r.kernel.org, linux-kernel@...r.kernel.org,
        Sean Christopherson <sean.j.christopherson@...el.com>
Subject: Re: [PATCH v5 03/11] x86: define the feature control MSR's SGX
 enable bit

On Mon, Nov 13, 2017 at 09:45:20PM +0200, Jarkko Sakkinen wrote:
> From: Sean Christopherson <sean.j.christopherson@...el.com>
> 

If you are at a loss regarding what more you could say beyond the single
subject line, please refer to the git history of the file or subsystem
in question.  Several good examples for msr-index.h in the history.

> Signed-off-by: Sean Christopherson <sean.j.christopherson@...el.com>
> Signed-off-by: Jarkko Sakkinen <jarkko.sakkinen@...ux.intel.com>

-- 
Darren Hart
VMware Open Source Technology Center