[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20171128204822.fzleh5glazaoeqhf@linux.intel.com>
Date: Tue, 28 Nov 2017 22:48:22 +0200
From: Jarkko Sakkinen <jarkko.sakkinen@...ux.intel.com>
To: Sean Christopherson <sean.j.christopherson@...el.com>
Cc: platform-driver-x86@...r.kernel.org, x86@...nel.org,
linux-kernel@...r.kernel.org, Haim Cohen <haim.cohen@...el.com>,
Thomas Gleixner <tglx@...utronix.de>,
Ingo Molnar <mingo@...hat.com>,
"H. Peter Anvin" <hpa@...or.com>, Len Brown <len.brown@...el.com>,
Kyle Huey <me@...ehuey.com>,
Tom Lendacky <thomas.lendacky@....com>,
Kan Liang <Kan.liang@...el.com>,
Grzegorz Andrejczuk <grzegorz.andrejczuk@...el.com>
Subject: Re: [PATCH v6 05/11] x86: add SGX MSRs to msr-index.h
On Tue, Nov 28, 2017 at 09:22:48AM -0800, Sean Christopherson wrote:
> On Sat, 2017-11-25 at 21:29 +0200, Jarkko Sakkinen wrote:
> > From: Haim Cohen <haim.cohen@...el.com>
> >
> > These MSRs hold the SHA256 checksum of the currently configured root
> > key for enclave signatures.
>
> The commit message doesn't talk about the launch control bit in the
> feature control MSR.
Correct, would make sense to refine this further.
/Jarkko
Powered by blists - more mailing lists