lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:   Wed, 6 Dec 2017 09:34:14 +0000
From:   David Laight <David.Laight@...LAB.COM>
To:     'Wu Hao' <>, Alan Tull <>
CC:     "" <>,
        "" <>,
        "" <>,
        "" <>,
        "" <>,
        "" <>,
        Tim Whisonant <>,
        Enno Luebbers <>,
        Shiva Rao <>,
        Christopher Rauer <>,
        "Xiao Guangrong" <>
Subject: RE: [PATCH v3 08/21] fpga: add Intel FPGA DFL PCIe device

From: Wu Hao
> Sent: 05 December 2017 03:34
> > I don't see anything Intel specific here.  This could all be named dfl-*
> The maybe some device specific things, e.g Intel FPGA devices supported by this
> driver always have FME DFL at the beginning on the BAR0 for PF device.

Since when has that been a method for specifying what the card does?
You need to allocate a PCI-id for your DFL accelerator.


Powered by blists - more mailing lists