[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20171213150945.24054-1-vkuznets@redhat.com>
Date: Wed, 13 Dec 2017 16:09:38 +0100
From: Vitaly Kuznetsov <vkuznets@...hat.com>
To: kvm@...r.kernel.org, x86@...nel.org
Cc: Paolo Bonzini <pbonzini@...hat.com>,
Radim Krčmář <rkrcmar@...hat.com>,
Thomas Gleixner <tglx@...utronix.de>,
Ingo Molnar <mingo@...hat.com>,
"H. Peter Anvin" <hpa@...or.com>,
"K. Y. Srinivasan" <kys@...rosoft.com>,
Haiyang Zhang <haiyangz@...rosoft.com>,
Stephen Hemminger <sthemmin@...rosoft.com>,
"Michael Kelley (EOSG)" <Michael.H.Kelley@...rosoft.com>,
Andy Lutomirski <luto@...nel.org>,
Mohammed Gamal <mmorsy@...hat.com>,
Cathy Avery <cavery@...hat.com>,
Roman Kagan <rkagan@...tuozzo.com>,
linux-kernel@...r.kernel.org, devel@...uxdriverproject.org
Subject: [PATCH v2 0/7] x86/kvm/hyperv: stable clocksorce for L2 guests when running nested KVM on Hyper-V
Changes since v1:
- PATCH5 "x86/irq: Count Hyper-V reenlightenment interrupts" added
[Michael Kelley]
- PATCH3 "x86/hyper-v: reenlightenment notifications support" changes:
- rename register_hv_tsc_update/unregister_hv_tsc_update() to
set_hv_tscchange_cb()/clear_hv_tscchange_cb() to avoid the confusion
with notification chains. [Roman Kagan]
- pr_warn() on callback registration when reenlightenment feature is
not available [Roman Kagan]
- don't issue the callback when TSC accesses are not emulated
[Roman Kagan]
- check for TSC frequency MSRs availability [Roman Kagan]
- allocate HYPERV_REENLIGHTENMENT_VECTOR dynamically from
ms_hyperv_init_platform() to support future conditional output in
/proc/interrupts
Original description:
Currently, KVM passes PVCLOCK_TSC_STABLE_BIT to its guests when running in
so called 'masterclock' mode and this is only possible when the clocksource
on the host is TSC. When running nested on Hyper-V we're using a different
clocksource in L1 (Hyper-V TSC Page) which can actually be used for
masterclock. This series brings the required support.
Making KVM work with TSC page clocksource is relatively easy, it is done in
PATCH 5 of the series. All the rest is required to support L1 migration
when TSC frequency changes, we use a special feature from Hyper-V to do
the job.
Vitaly Kuznetsov (7):
x86/hyper-v: check for required priviliges in hyperv_init()
x86/hyper-v: add a function to read both TSC and TSC page value
simulateneously
x86/hyper-v: reenlightenment notifications support
x86/hyper-v: redirect reenlightment notifications on CPU offlining
x86/irq: Count Hyper-V reenlightenment interrupts
x86/kvm: pass stable clocksource to guests when running nested on
Hyper-V
x86/kvm: support Hyper-V reenlightenment
arch/x86/entry/entry_32.S | 3 +
arch/x86/entry/entry_64.S | 3 +
arch/x86/hyperv/hv_init.c | 133 ++++++++++++++++++++++++++++++++++-
arch/x86/include/asm/hardirq.h | 3 +
arch/x86/include/asm/irq_vectors.h | 7 +-
arch/x86/include/asm/mshyperv.h | 32 +++++++--
arch/x86/include/uapi/asm/hyperv.h | 27 ++++++++
arch/x86/kernel/cpu/mshyperv.c | 6 ++
arch/x86/kernel/irq.c | 9 +++
arch/x86/kvm/x86.c | 138 ++++++++++++++++++++++++++++++-------
10 files changed, 329 insertions(+), 32 deletions(-)
--
2.14.3
Powered by blists - more mailing lists