[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <7h7etnakd0.fsf@baylibre.com>
Date: Fri, 15 Dec 2017 10:58:51 -0800
From: Kevin Hilman <khilman@...libre.com>
To: Yixun Lan <yixun.lan@...ogic.com>
Cc: Neil Armstrong <narmstrong@...libre.com>,
Jerome Brunet <jbrunet@...libre.com>,
Rob Herring <robh+dt@...nel.org>,
Mark Rutland <mark.rutland@....com>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...eaurora.org>,
Carlo Caione <carlo@...one.org>,
Qiufang Dai <qiufang.dai@...ogic.com>,
Jian Hu <jian.hu@...ogic.com>,
<linux-amlogic@...ts.infradead.org>, <devicetree@...r.kernel.org>,
<linux-clk@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>,
<linux-kernel@...r.kernel.org>
Subject: Re: [PATCH v7 5/6] arm64: dts: meson-axg: add clock DT info for Meson AXG SoC
Yixun Lan <yixun.lan@...ogic.com> writes:
> From: Qiufang Dai <qiufang.dai@...ogic.com>
>
> Try to add Hiubus DT info, and also enable clock DT info
> for the Amlogic's Meson-AXG SoC.
>
> Acked-by: Rob Herring <robh@...nel.org>
> Signed-off-by: Qiufang Dai <qiufang.dai@...ogic.com>
> Signed-off-by: Yixun Lan <yixun.lan@...ogic.com>
Applied to v4.16/dt64,
Thanks,
Kevin
> ---
> arch/arm64/boot/dts/amlogic/meson-axg.dtsi | 14 ++++++++++++++
> 1 file changed, 14 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/amlogic/meson-axg.dtsi b/arch/arm64/boot/dts/amlogic/meson-axg.dtsi
> index b932a784b02a..6fe5ee0c144e 100644
> --- a/arch/arm64/boot/dts/amlogic/meson-axg.dtsi
> +++ b/arch/arm64/boot/dts/amlogic/meson-axg.dtsi
> @@ -148,6 +148,20 @@
> #address-cells = <0>;
> };
>
> + hiubus: bus@...3c000 {
> + compatible = "simple-bus";
> + reg = <0x0 0xff63c000 0x0 0x1c00>;
> + #address-cells = <2>;
> + #size-cells = <2>;
> + ranges = <0x0 0x0 0x0 0xff63c000 0x0 0x1c00>;
> +
> + clkc: clock-controller@0 {
> + compatible = "amlogic,axg-clkc";
> + #clock-cells = <1>;
> + reg = <0x0 0x0 0x0 0x320>;
> + };
> + };
> +
> mailbox: mailbox@...3dc00 {
> compatible = "amlogic,meson-gx-mhu", "amlogic,meson-gxbb-mhu";
> reg = <0 0xff63dc00 0 0x400>;
Powered by blists - more mailing lists