linux-kernel - [PATCH v5 20/44] dt-bindings: clock: Add bindings for TI DA8XX USB PHY clocks

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-Id: <1515377863-20358-21-git-send-email-david@lechnology.com>
Date:   Sun,  7 Jan 2018 20:17:19 -0600
From:   David Lechner <david@...hnology.com>
To:     linux-clk@...r.kernel.org, devicetree@...r.kernel.org,
        linux-arm-kernel@...ts.infradead.org
Cc:     Michael Turquette <mturquette@...libre.com>,
        Stephen Boyd <sboyd@...eaurora.org>,
        Rob Herring <robh+dt@...nel.org>,
        Mark Rutland <mark.rutland@....com>,
        Sekhar Nori <nsekhar@...com>,
        Kevin Hilman <khilman@...nel.org>,
        Adam Ford <aford173@...il.com>, linux-kernel@...r.kernel.org,
        David Lechner <david@...hnology.com>
Subject: [PATCH v5 20/44] dt-bindings: clock: Add bindings for TI DA8XX USB PHY clocks

This adds a new binding for TI DA8XX USB PHY clocks. These clocks are part
of a syscon register called CFGCHIP3.

Signed-off-by: David Lechner <david@...hnology.com>
---
 .../clock/ti/davinci/da8xx-cfgchip-usb-phy.txt     | 55 ++++++++++++++++++++++
 1 file changed, 55 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/clock/ti/davinci/da8xx-cfgchip-usb-phy.txt

diff --git a/Documentation/devicetree/bindings/clock/ti/davinci/da8xx-cfgchip-usb-phy.txt b/Documentation/devicetree/bindings/clock/ti/davinci/da8xx-cfgchip-usb-phy.txt
new file mode 100644
index 0000000..8a12e1b
--- /dev/null
+++ b/Documentation/devicetree/bindings/clock/ti/davinci/da8xx-cfgchip-usb-phy.txt
@@ -0,0 +1,55 @@
+Binding for TI DA8XX/OMAP-L13X/AM17XX/AM18XX CFGCHIP USB PHY clocks
+
+TI DA8XX/OMAP-L13X/AM17XX/AM18XX SoCs contain a general purpose set of
+registers call CFGCHIPn. Some of these registers function as the USB PHY
+clocks. This document describes the bindings for those clocks.
+
+Required properties:
+- compatible: shall be one of:
+	- "ti,da830-usb0-phy-clock" for the USB 2.0 PHY
+	- "ti,da830-usb1-phy-clock" for the USB 1.1 PHY
+- #clock-cells: from common clock binding; shall be set to 0.
+- clocks: phandle list of clocks corresponding to clock-names
+- clock-names: depends on compatible:
+	- for "ti,da830-usb0-phy-clock" must be "usb_refclkin", "auxclk",
+		"usb0_lpsc"
+	- for "ti,da830-usb1-phy-clock" must be "usb0_phy", "usb_refclkin"
+
+Optional properties:
+- clock-output-names: from common clock binding.
+
+Parent:
+	This node must be a child of a "ti,da830-cfgchip" node.
+
+Assignment:
+	The assigned-clocks and assigned-clock-parents properties from the
+	common clock bindings can be used to indicate which parent clock should
+	be used. Note: for "ti,da830-usb0-phy-clock", only "usb_refclkin" or
+	"auxclk" can be used as the assigned parent clock ("usb0_lpsc" is not
+	an actual parent clock and only used internally).
+
+Examples:
+
+	cfgchip: syscon@...7c {
+		compatible = "ti,da830-cfgchip", "syscon", "simple-mfd";
+		reg = <0x1417c 0x14>;
+
+		usb0_phy_clk: usb0-phy-clock {
+			compatible = "ti,da830-usb0-phy-clock";
+			#clock-cells = <0>;
+			clocks = <&usb_refclkin>, <&pll0_aux_clk>, <&psc1 1>;
+			clock-names = "usb_refclkin", "auxclk", "usb0_lpsc";
+			clock-output-names = "usb0_phy_clk";
+		};
+
+		usb1_phy_clk: usb1-phy-clock {
+			compatible = "ti,da830-usb1-phy-clock";
+			#clock-cells = <0>;
+			clocks = <&usb0_phy_clk>, <&usb_refclkin>;
+			clock-names = "usb0_phy", "usb_refclkin";
+			clock-output-names = "usb1_phy_clk";
+		};
+	};
+
+Also see:
+- Documentation/devicetree/bindings/clock/clock-bindings.txt
-- 
2.7.4