[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20180112184443.jxopodfu6ilz7vid@pd.tnic>
Date: Fri, 12 Jan 2018 19:44:43 +0100
From: Borislav Petkov <bp@...en8.de>
To: Chris Packham <chris.packham@...iedtelesis.co.nz>
Cc: linux@...linux.org.uk, jlu@...gutronix.de,
thomas.petazzoni@...e-electrons.com, kernel@...gutronix.de,
gregory.clement@...e-electrons.com,
Mauro Carvalho Chehab <mchehab@...nel.org>,
linux-kernel@...r.kernel.org, linux-edac@...r.kernel.org
Subject: Re: [PATCH v4 7/8] EDAC: Add driver for the Marvell Armada XP SDRAM
and L2 cache ECC
On Fri, Jan 12, 2018 at 02:27:54PM +1300, Chris Packham wrote:
> From: Jan Luebbe <jlu@...gutronix.de>
>
> Add support for the ECC functionality as found in the DDR RAM and L2
> cache controllers on the MV78230/MV78x60 SoCs. This driver has been
> tested on the MV78460 (on a custom board with a DDR3 ECC DIMM).
>
> Signed-off-by: Jan Luebbe <jlu@...gutronix.de>
> ---
> MAINTAINERS | 6 +
> drivers/edac/Kconfig | 7 +
> drivers/edac/Makefile | 1 +
> drivers/edac/armada_xp_edac.c | 639 ++++++++++++++++++++++++++++++++++++++++++
> 4 files changed, 653 insertions(+)
> create mode 100644 drivers/edac/armada_xp_edac.c
Reviewed-by: Borislav Petkov <bp@...e.de>
--
Regards/Gruss,
Boris.
Good mailing practices for 400: avoid top-posting and trim the reply.
Powered by blists - more mailing lists