[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20180115182201.oz2ii2vrmmrujokd@ninjato>
Date: Mon, 15 Jan 2018 19:22:01 +0100
From: Wolfram Sang <wsa@...-dreams.de>
To: Arseny Solokha <asolokha@...kras.ru>
Cc: linux-i2c@...r.kernel.org, linux-kernel@...r.kernel.org,
Valentin Longchamp <valentin.longchamp@...mile.com>
Subject: Re: [RESEND,3/4] i2c: mpc: fix PORDEVSR2 mask for MPC8533/44
On Thu, Dec 07, 2017 at 05:20:02PM +0700, Arseny Solokha wrote:
> According to the reference manuals for the corresponding SoCs, SEC
> frequency ratio configuration is indicated by bit 26 of the POR Device
> Status Register 2. Consequently, SEC_CFG bit should be tested by mask 0x20,
> not 0x80. Testing the wrong bit leads to selection of wrong I2C clock
> prescaler on those SoCs.
>
> Signed-off-by: Arseny Solokha <asolokha@...kras.ru>
Applied to for-next, thanks!
Download attachment "signature.asc" of type "application/pgp-signature" (834 bytes)
Powered by blists - more mailing lists