linux-kernel - Re: [PATCH 04/14] mmc: mmci: Add STM32 variant

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <ce14077b-2b8b-f8a7-2107-78b1d9dcab27@st.com>
Date:   Mon, 15 Jan 2018 17:17:54 +0000
From:   Patrice CHOTARD <patrice.chotard@...com>
To:     Linus Walleij <linus.walleij@...aro.org>
CC:     Russell King <linux@...linux.org.uk>,
        Ulf Hansson <ulf.hansson@...aro.org>,
        Michael Turquette <mturquette@...libre.com>,
        Stephen Boyd <sboyd@...eaurora.org>,
        Rob Herring <robh+dt@...nel.org>,
        "Mark Rutland" <mark.rutland@....com>,
        Alexandre TORGUE <alexandre.torgue@...com>,
        linux-mmc <linux-mmc@...r.kernel.org>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
        linux-clk <linux-clk@...r.kernel.org>,
        "Linux ARM" <linux-arm-kernel@...ts.infradead.org>,
        "linux-gpio@...r.kernel.org" <linux-gpio@...r.kernel.org>,
        "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" 
        <devicetree@...r.kernel.org>,
        Andrea Merello <andrea.merello@...il.com>
Subject: Re: [PATCH 04/14] mmc: mmci: Add STM32 variant

Hi Linus

On 01/15/2018 02:13 AM, Linus Walleij wrote:
> On Fri, Jan 12, 2018 at 1:15 PM,  <patrice.chotard@...com> wrote:
> 
>> From: Patrice Chotard <patrice.chotard@...com>
>>
>> STM32F4 and STM32F7 MCUs has a SDIO controller that looks like
>> an ARM pl810.
> 
> PL180 you mean. Ulf can fix while applying.

I need to send a v2, i will fix it.

> 
>> This patch adds the STM32 variant so that mmci driver supports it.
>>
>> Signed-off-by: Andrea Merello <andrea.merello@...il.com>
>> Signed-off-by: Patrice Chotard <patrice.chotard@...com>
> 
> (...)
>> +static struct variant_data variant_stm32 = {
>> +       .fifosize               = 32 * 4,
>> +       .fifohalfsize           = 8 * 4,
>> +       .clkreg                 = MCI_CLK_ENABLE,
>> +       .clkreg_enable          = MCI_ST_UX500_HWFCEN,
> 
> If the asic designed derived this from ux500 I guess it is proper.
> 
>> +       .clkreg_8bit_bus_enable = MCI_ST_8BIT_BUS,
>> +       .clkreg_neg_edge_enable = MCI_ST_UX500_NEG_EDGE,
>> +       .datalength_bits        = 24,
>> +       .datactrl_mask_sdio     = MCI_DPSM_ST_SDIOEN,
>> +       .st_sdio                = true,
> 
> Did you test SDIO? I think we lack features for that.

no, the board accept only micro SD card, so only MMC mode can be tested.

> 
>> +       {
>> +               .id     = 0x00880180,
>> +               .mask   = 0x00ffffff,
>> +               .data   = &variant_stm32,
>> +       },
> 
> Since ux500 was 480180 I wonder what variants 5,6,7 are...

What is the rule to define the id ? for ST Micro variants we got the 
list below :
	.id     = 0x00180180,  u300
	.id     = 0x10180180,  nomadik
	.id     = 0x00280180,  nomadik
	.id     = 0x00480180,  ux500
	.id     = 0x10480180,  ux500v2
	.id     = 0x00880180,  variant_stm32

I simply update the sixth digit for stm32 variant.


Patrice

> 
> Reviewed-by: Linus Walleij <linus.walleij@...aro.org>
> 
> Yours,
> Linus Walleij
>