[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAFqH_53gvJe-rU=z9q-Yz6aqwjtHtWt6gvQ0QvodGBxvou=BXA@mail.gmail.com>
Date: Thu, 18 Jan 2018 18:21:46 +0100
From: Enric Balletbo Serra <eballetbo@...il.com>
To: William Wu <william.wu@...k-chips.com>
Cc: Kishon Vijay Abraham I <kishon@...com>,
Rob Herring <robh+dt@...nel.org>,
Heiko Stübner <heiko@...ech.de>,
linux-kernel <linux-kernel@...r.kernel.org>,
"open list:ARM/Rockchip SoC..." <linux-rockchip@...ts.infradead.org>,
Linux ARM <linux-arm-kernel@...ts.infradead.org>,
"devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
Frank Wang <frank.wang@...k-chips.com>,
huangtao@...k-chips.com, Doug Anderson <dianders@...gle.com>,
Brian Norris <briannorris@...gle.com>,
Guenter Roeck <groeck@...gle.com>, daniel.meng@...k-chips.com,
John.Youn@...opsys.com, lin.huang@...k-chips.com
Subject: Re: [PATCH 2/3] arm64: dts: rockchip: add USB3 OTG reset for Type-C
PHY on rk3399
2018-01-12 11:08 GMT+01:00 William Wu <william.wu@...k-chips.com>:
> Add USB3 OTG reset for Type-C PHY. It can be used to hold the USB3
> OTG controller in reset state before initializing the Type-C PHY.
>
> Signed-off-by: William Wu <william.wu@...k-chips.com>
> ---
> arch/arm64/boot/dts/rockchip/rk3399.dtsi | 10 ++++++----
> 1 file changed, 6 insertions(+), 4 deletions(-)
>
> diff --git a/arch/arm64/boot/dts/rockchip/rk3399.dtsi b/arch/arm64/boot/dts/rockchip/rk3399.dtsi
> index d340b58a..4e89d00 100644
> --- a/arch/arm64/boot/dts/rockchip/rk3399.dtsi
> +++ b/arch/arm64/boot/dts/rockchip/rk3399.dtsi
> @@ -1377,8 +1377,9 @@
> power-domains = <&power RK3399_PD_TCPD0>;
> resets = <&cru SRST_UPHY0>,
> <&cru SRST_UPHY0_PIPE_L00>,
> - <&cru SRST_P_UPHY0_TCPHY>;
> - reset-names = "uphy", "uphy-pipe", "uphy-tcphy";
> + <&cru SRST_P_UPHY0_TCPHY>,
> + <&cru SRST_A_USB3_OTG0>;
> + reset-names = "uphy", "uphy-pipe", "uphy-tcphy", "usb3-otg";
> rockchip,grf = <&grf>;
> rockchip,typec-conn-dir = <0xe580 0 16>;
> rockchip,usb3tousb2-en = <0xe580 3 19>;
> @@ -1406,8 +1407,9 @@
> power-domains = <&power RK3399_PD_TCPD1>;
> resets = <&cru SRST_UPHY1>,
> <&cru SRST_UPHY1_PIPE_L00>,
> - <&cru SRST_P_UPHY1_TCPHY>;
> - reset-names = "uphy", "uphy-pipe", "uphy-tcphy";
> + <&cru SRST_P_UPHY1_TCPHY>,
> + <&cru SRST_A_USB3_OTG1>;
> + reset-names = "uphy", "uphy-pipe", "uphy-tcphy", "usb3-otg";
> rockchip,grf = <&grf>;
> rockchip,typec-conn-dir = <0xe58c 0 16>;
> rockchip,usb3tousb2-en = <0xe58c 3 19>;
> --
> 2.0.0
>
>
Tested-by: Enric Balletbo i Serra <enric.balletbo@...labora.com>
Powered by blists - more mailing lists