lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:   Tue, 23 Jan 2018 20:45:52 +0000
From:   Alan Cox <gnomes@...rguk.ukuu.org.uk>
To:     Andrew Cooper <andrew.cooper3@...rix.com>
Cc:     David Woodhouse <dwmw@...zon.co.uk>, <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH v2 5/5] x86/pti: Do not enable PTI on fixed Intel
 processors

> > static int in_order_cpu(void)
> > {
> > 	/* Processors with CPU id etc */
> > 	if (x86_match_cpu(cpu_in_order))
> > 		return 1;
> > 	/* Other rules here */
> > 	return 0;
> > }  
> 
> Why does in-order vs out-of-order matter?
> 
> There are leaky SP3 gadgets which satisfy in-order requirements, so long
> as the processor is capable of speculating 3 instructions past an
> unresolved branch.
> 
> What would (at a guess) save an in-order speculative processor from
> being vulnerable is if memory reads are issued and resolve in program
> order, but in that case, it is not the in-order property of the
> processor which makes it safe.

Fair point - I should rename it cpu_speculates(). The atoms in that
list don't speculate.

Alan
[My Cyrix 6x86 had a different kind of meltdown problem....]

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ