linux-kernel - Re: [PATCH v4 0/4] arm64/ras: support sea error recovery

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <7a14f1fb-6176-1033-8121-87c872c99c8c@huawei.com>
Date:   Fri, 26 Jan 2018 10:09:23 +0800
From:   Xie XiuQi <xiexiuqi@...wei.com>
To:     Tyler Baicar <tbaicar@...eaurora.org>, <catalin.marinas@....com>,
        <will.deacon@....com>, <mingo@...hat.com>, <mark.rutland@....com>,
        <ard.biesheuvel@...aro.org>, <james.morse@....com>,
        <Dave.Martin@....com>, <takahiro.akashi@...aro.org>,
        <stephen.boyd@...aro.org>, <bp@...e.de>, <julien.thierry@....com>,
        <shiju.jose@...wei.com>, <zjzhang@...eaurora.org>
CC:     <linux-arm-kernel@...ts.infradead.org>,
        <linux-kernel@...r.kernel.org>, <linux-acpi@...r.kernel.org>,
        <wangxiongfeng2@...wei.com>, <zhengqiang10@...wei.com>,
        <gengdongjiu@...wei.com>, <huawei.libin@...wei.com>,
        <wangkefeng.wang@...wei.com>, <lijinyue@...wei.com>,
        <guohanjun@...wei.com>, <hanjun.guo@...aro.org>,
        <cj.chengjian@...wei.com>
Subject: Re: [PATCH v4 0/4] arm64/ras: support sea error recovery

Hi Tyler,

On 2018/1/26 1:11, Tyler Baicar wrote:
> For this series - Tested-by: Tyler Baicar <tbaicar@...eaurora.org>
> 
> Note that this will probably need to be rebased on top of these patches:

Thank you for your testing, I'll rebase then.

> 
> https://patchwork.codeaurora.org/patch/415877/
> https://patchwork.codeaurora.org/patch/415879/
> 
> With that, the first patch should be able to be removed because the above patches already define the ARM error types:
> 
> +#define CPER_ARM_CACHE_ERROR            0
> +#define CPER_ARM_TLB_ERROR            1
> +#define CPER_ARM_BUS_ERROR            2
> +#define CPER_ARM_VENDOR_ERROR            3

-- 
Thanks,
Xie XiuQi