[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1517314193.18619.115.camel@infradead.org>
Date: Tue, 30 Jan 2018 12:09:53 +0000
From: David Woodhouse <dwmw2@...radead.org>
To: Thomas Gleixner <tglx@...utronix.de>
Cc: Borislav Petkov <bp@...en8.de>, arjan@...ux.intel.com,
karahmed@...zon.de, x86@...nel.org, linux-kernel@...r.kernel.org,
tim.c.chen@...ux.intel.com, peterz@...radead.org,
pbonzini@...hat.com, ak@...ux.intel.com,
torvalds@...ux-foundation.org, gregkh@...ux-foundation.org
Subject: Re: [PATCH] x86/cpuid: Fix up "virtual" IBRS/IBPB/STIBP feature
bits on Intel
On Tue, 2018-01-30 at 12:37 +0100, Thomas Gleixner wrote:
> In any case, if there is ucode mismatch between CPUs the whole thing is
> hosed anyway no matter what. So can you please agree on a solution so we
> can unbreak the current state of affairs?
If there is µcode mismatch between CPUs then the inconsistent bits
should be filtered down to the lowest common denominator and we
shouldn't use the features that are not consistently present. That much
ought to work already with my patch.
Boris's version uses setup_force_cpu_cap() and forces the bit to be set
even on secondary CPUs which don't really have it, and thus it won't
get filtered out. We'll try to use it, and it will fault on the CPUs
which don't have it.
That's the difference.
Download attachment "smime.p7s" of type "application/x-pkcs7-signature" (5213 bytes)
Powered by blists - more mailing lists