[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20180203012450.18378-1-dbasehore@chromium.org>
Date: Fri, 2 Feb 2018 17:24:45 -0800
From: Derek Basehore <dbasehore@...omium.org>
To: linux-kernel@...r.kernel.org
Cc: Soby.Mathew@....com, sudeep.holla@....com,
devicetree@...r.kernel.org, robh+dt@...nel.org,
mark.rutland@....com, linux-pm@...r.kernel.org,
rafael.j.wysocki@...el.com, tglx@...utronix.de,
briannorris@...omium.org, marc.zyngier@....com,
Derek Basehore <dbasehore@...omium.org>
Subject: [PATCH v4 0/5] GICv3 Save and Restore
A lot of changes in v2. The distributor and redistributor saving and
restoring is left to the PSCI/firmware implementation after
discussions with ARM. This reduces the line changes by a lot and
removes now unneeded patches.
Patches are verified on an RK3399 platform with pending patches in the
ARM-Trusted-Firmware project.
Just a couple minor changes in v3 to formatting.
Fixed a false ITS wedged detection due to the cmd_write and creadr
offsets not matching up on reset in v4. Also minor formatting changes.
Derek Basehore (5):
cpu_pm: add syscore_suspend error handling
irqchip/gic-v3-its: add ability to save/restore ITS state
DT/arm,gic-v3-its: add reset-on-suspend property
irqchip/gic-v3-its: add ability to resend MAPC on resume
DT/arm,gic-v3: add collections-reset-on-suspend property
.../bindings/interrupt-controller/arm,gic-v3.txt | 7 +
arch/arm64/Kconfig | 10 +
drivers/irqchip/irq-gic-v3-its.c | 202 +++++++++++++++++----
kernel/cpu_pm.c | 3 +
4 files changed, 184 insertions(+), 38 deletions(-)
--
2.16.0.rc1.238.g530d649a79-goog
Powered by blists - more mailing lists