[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <f1d4688b-87ce-01df-ab94-72bf20579330@lechnology.com>
Date: Mon, 19 Feb 2018 11:30:38 -0600
From: David Lechner <david@...hnology.com>
To: Jerome Brunet <jbrunet@...libre.com>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>
Cc: linux-clk@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: Re: [v2,7/8] clk: divider: read-only divider can propagate rate
change
On 02/14/2018 07:43 AM, Jerome Brunet wrote:
> When a divider clock has CLK_DIVIDER_READ_ONLY set, it means that the
> register shall be left un-touched, but it does not mean the clock
> should stop rate propagation if CLK_SET_RATE_PARENT is set
>
> This is properly handled in qcom clk-regmap-divider but it was not in
> the generic divider
>
> To fix this situation, introduce a new helper function
> divider_ro_round_rate, on the same model as divider_round_rate.
>
> Fixes: e6d5e7d90be9 ("clk-divider: Fix READ_ONLY when divider > 1")
> Signed-off-by: Jerome Brunet <jbrunet@...libre.com>
> ---
Working for me with the davinci clk drivers I am developing.
Tested-By: David Lechner <david@...hnology.com>
Powered by blists - more mailing lists