| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <1519139541-18783-9-git-send-email-jacopo+renesas@jmondi.org>
Date: Tue, 20 Feb 2018 16:12:10 +0100
From: Jacopo Mondi <jacopo+renesas@...ndi.org>
To: geert@...ux-m68k.org, horms@...ge.net.au, magnus.damm@...il.com,
robh+dt@...nel.org, mark.rutland@....com
Cc: Jacopo Mondi <jacopo+renesas@...ndi.org>,
devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-renesas-soc@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: [PATCH v2 08/19] ARM64: dts: Add Renesas R8A77965 SoC support
Basic support for the Gen 3 R-Car M3-N SoC.
Based on original work from:
Takeshi Kihara <takeshi.kihara.df@...esas.com>
Magnus Damm <damm+renesas@...nsource.se>
Signed-off-by: Jacopo Mondi <jacopo+renesas@...ndi.org>
---
v1 -> v2:
- Split r8a77965.dtsi from patch v1 [5/15]
- Replace all PD_ and CLK_ defines with numeric entries
- Move timer and pmu nodes outside of soc node and replace their
"interrupt" property with "interrupt-extended" one
- Fix license header
---
arch/arm64/boot/dts/renesas/r8a77965.dtsi | 490 ++++++++++++++++++++++++++++++
1 file changed, 490 insertions(+)
create mode 100644 arch/arm64/boot/dts/renesas/r8a77965.dtsi
diff --git a/arch/arm64/boot/dts/renesas/r8a77965.dtsi b/arch/arm64/boot/dts/renesas/r8a77965.dtsi
new file mode 100644
index 0000000..6b6ec65
--- /dev/null
+++ b/arch/arm64/boot/dts/renesas/r8a77965.dtsi
@@ -0,0 +1,490 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Device Tree Source for the r8a77965 SoC
+ *
+ * Copyright (C) 2018 Jacopo Mondi <jacopo+renesas@...ndi.org>
+ *
+ * Based on r8a7796.dtsi
+ * Copyright (C) 2016 Renesas Electronics Corp.
+ */
+
+#include <dt-bindings/clock/renesas-cpg-mssr.h>
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+
+#define CPG_AUDIO_CLK_I 10
+
+/ {
+ compatible = "renesas,r8a77965";
+ #address-cells = <2>;
+ #size-cells = <2>;
+
+ psci {
+ compatible = "arm,psci-1.0", "arm,psci-0.2";
+ method = "smc";
+ };
+
+ cpus {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ a57_0: cpu@0 {
+ compatible = "arm,cortex-a57", "arm,armv8";
+ reg = <0x0>;
+ device_type = "cpu";
+ power-domains = <&sysc 0>;
+ next-level-cache = <&L2_CA57>;
+ enable-method = "psci";
+ };
+
+ a57_1: cpu@1 {
+ compatible = "arm,cortex-a57","arm,armv8";
+ reg = <0x1>;
+ device_type = "cpu";
+ power-domains = <&sysc 1>;
+ next-level-cache = <&L2_CA57>;
+ enable-method = "psci";
+ };
+
+ L2_CA57: cache-controller-0 {
+ compatible = "cache";
+ reg = <0>;
+ power-domains = <&sysc 12>;
+ cache-unified;
+ cache-level = <2>;
+ };
+ };
+
+ extal_clk: extal {
+ compatible = "fixed-clock";
+ #clock-cells = <0>;
+ /* This value must be overridden by the board */
+ clock-frequency = <0>;
+ };
+
+ extalr_clk: extalr {
+ compatible = "fixed-clock";
+ #clock-cells = <0>;
+ /* This value must be overridden by the board */
+ clock-frequency = <0>;
+ };
+
+ /*
+ * The external audio clocks are configured as 0 Hz fixed frequency
+ * clocks by default.
+ * Boards that provide audio clocks should override them.
+ */
+ audio_clk_a: audio_clk_a {
+ compatible = "fixed-clock";
+ #clock-cells = <0>;
+ clock-frequency = <0>;
+ };
+
+ audio_clk_b: audio_clk_b {
+ compatible = "fixed-clock";
+ #clock-cells = <0>;
+ clock-frequency = <0>;
+ };
+
+ audio_clk_c: audio_clk_c {
+ compatible = "fixed-clock";
+ #clock-cells = <0>;
+ clock-frequency = <0>;
+ };
+
+ /* External CAN clock - to be overridden by boards that provide it */
+ can_clk: can {
+ compatible = "fixed-clock";
+ #clock-cells = <0>;
+ clock-frequency = <0>;
+ };
+
+ /* External SCIF clock - to be overridden by boards that provide it */
+ scif_clk: scif {
+ compatible = "fixed-clock";
+ #clock-cells = <0>;
+ clock-frequency = <0>;
+ };
+
+ /* External PCIe clock - can be overridden by the board */
+ pcie_bus_clk: pcie_bus {
+ compatible = "fixed-clock";
+ #clock-cells = <0>;
+ clock-frequency = <0>;
+ };
+
+ /* External USB clocks - can be overridden by the board */
+ usb3s0_clk: usb3s0 {
+ compatible = "fixed-clock";
+ #clock-cells = <0>;
+ clock-frequency = <0>;
+ };
+
+ usb_extal_clk: usb_extal {
+ compatible = "fixed-clock";
+ #clock-cells = <0>;
+ clock-frequency = <0>;
+ };
+
+ timer {
+ compatible = "arm,armv8-timer";
+ interrupts-extended = <&gic GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
+ <&gic GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
+ <&gic GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
+ <&gic GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>;
+ };
+
+ pmu_a57 {
+ compatible = "arm,cortex-a57-pmu";
+ interrupts-extended = <&gic GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,
+ <&gic GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-affinity = <&a57_0>,
+ <&a57_1>;
+ };
+
+ soc {
+ compatible = "simple-bus";
+ interrupt-parent = <&gic>;
+ #address-cells = <2>;
+ #size-cells = <2>;
+ ranges;
+
+ gic: interrupt-controller@...10000 {
+ compatible = "arm,gic-400";
+ #interrupt-cells = <3>;
+ #address-cells = <0>;
+ interrupt-controller;
+ reg = <0x0 0xf1010000 0 0x1000>,
+ <0x0 0xf1020000 0 0x20000>,
+ <0x0 0xf1040000 0 0x20000>,
+ <0x0 0xf1060000 0 0x20000>;
+ interrupts = <GIC_PPI 9
+ (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>;
+ clocks = <&cpg CPG_MOD 408>;
+ clock-names = "clk";
+ power-domains = <&sysc 32>;
+ resets = <&cpg 408>;
+ };
+
+ pfc: pin-controller@...60000 {
+ compatible = "renesas,pfc-r8a77965";
+ reg = <0 0xe6060000 0 0x50c>;
+ };
+
+ cpg: clock-controller@...50000 {
+ compatible = "renesas,r8a77965-cpg-mssr";
+ reg = <0 0xe6150000 0 0x1000>;
+ clocks = <&extal_clk>, <&extalr_clk>;
+ clock-names = "extal", "extalr";
+ #clock-cells = <2>;
+ #power-domain-cells = <0>;
+ #reset-cells = <1>;
+ };
+
+ rst: reset-controller@...60000 {
+ compatible = "renesas,r8a77965-rst";
+ reg = <0 0xe6160000 0 0x0200>;
+ };
+
+ prr: chipid@...00044 {
+ compatible = "renesas,prr";
+ reg = <0 0xfff00044 0 4>;
+ };
+
+ sysc: system-controller@...80000 {
+ compatible = "renesas,r8a77965-sysc";
+ reg = <0 0xe6180000 0 0x0400>;
+ #power-domain-cells = <1>;
+ };
+
+ gpio0: gpio@...50000 {
+ /* placeholder */
+ };
+
+ gpio1: gpio@...51000 {
+ /* placeholder */
+ };
+
+ gpio2: gpio@...52000 {
+ /* placeholder */
+ };
+
+ gpio3: gpio@...53000 {
+ /* placeholder */
+ };
+
+ gpio4: gpio@...54000 {
+ /* placeholder */
+ };
+
+ gpio5: gpio@...55000 {
+ /* placeholder */
+ };
+
+ gpio6: gpio@...55400 {
+ /* placeholder */
+ };
+
+ gpio7: gpio@...55800 {
+ /* placeholder */
+ };
+
+ intc_ex: interrupt-controller@...c0000 {
+ /* placeholder */
+ };
+
+ dmac0: dma-controller@...00000 {
+ /* placeholder */
+ };
+
+ dmac1: dma-controller@...00000 {
+ /* placeholder */
+ };
+
+ dmac2: dma-controller@...10000 {
+ /* placeholder */
+ };
+
+ scif0: serial@...60000 {
+ /* placeholder */
+ };
+
+ scif1: serial@...68000 {
+ /* placeholder */
+ };
+
+ scif2: serial@...88000 {
+ /* placeholder */
+ };
+
+ scif3: serial@...50000 {
+ /* placeholder */
+ };
+
+ scif4: serial@...40000 {
+ /* placeholder */
+ };
+
+ scif5: serial@...30000 {
+ /* placeholder */
+ };
+
+ avb: ethernet@...00000 {
+ /* placeholder */
+ };
+
+ csi20: csi2@...80000 {
+ /* placeholder */
+ };
+
+ csi40: csi2@...a0000 {
+ /* placeholder */
+ };
+
+ vin0: video@...f0000 {
+ /* placeholder */
+ };
+
+ vin1: video@...f1000 {
+ /* placeholder */
+ };
+
+ vin2: video@...f2000 {
+ /* placeholder */
+ };
+
+ vin3: video@...f3000 {
+ /* placeholder */
+ };
+
+ vin4: video@...f4000 {
+ /* placeholder */
+ };
+
+ vin5: video@...f5000 {
+ /* placeholder */
+ };
+
+ vin6: video@...f6000 {
+ /* placeholder */
+ };
+
+ vin7: video@...f7000 {
+ /* placeholder */
+ };
+
+ ohci0: usb@...80000 {
+ /* placeholder */
+ };
+
+ ehci0: usb@...80100 {
+ /* placeholder */
+ };
+
+ usb2_phy0: usb-phy@...80200 {
+ /* placeholder */
+ };
+
+ ohci1: usb@...a0000 {
+ /* placeholder */
+ };
+
+ ehci1: usb@...a0100 {
+ /* placeholder */
+ };
+
+ i2c0: i2c@...00000 {
+ /* placeholder */
+ };
+
+ i2c1: i2c@...08000 {
+ /* placeholder */
+ };
+
+ i2c2: i2c@...10000 {
+ /* placeholder */
+ };
+
+ i2c3: i2c@...d0000 {
+ /* placeholder */
+ };
+
+ i2c4: i2c@...d8000 {
+ /* placeholder */
+ };
+
+ i2c5: i2c@...e0000 {
+ /* placeholder */
+ };
+
+ i2c6: i2c@...e8000 {
+ /* placeholder */
+ };
+
+ i2c_dvfs: i2c@...b0000 {
+ /* placeholder */
+ };
+
+ pwm0: pwm@...30000 {
+ /* placeholder */
+ };
+
+ pwm1: pwm@...31000 {
+ /* placeholder */
+ };
+
+ pwm2: pwm@...32000 {
+ /* placeholder */
+ };
+
+ pwm3: pwm@...33000 {
+ /* placeholder */
+ };
+
+ pwm4: pwm@...34000 {
+ /* placeholder */
+ };
+
+ pwm5: pwm@...35000 {
+ /* placeholder */
+ };
+
+ pwm6: pwm@...36000 {
+ /* placeholder */
+ };
+
+ du: display@...00000 {
+ /* placeholder */
+
+ ports {
+ port@0 {
+ reg = <0>;
+ du_out_rgb: endpoint {
+ };
+ };
+ port@1 {
+ reg = <1>;
+ du_out_hdmi0: endpoint {
+ };
+ };
+ port@2 {
+ reg = <2>;
+ du_out_lvds0: endpoint {
+ };
+ };
+ };
+ };
+
+ hsusb: usb@...90000 {
+ /* placeholder */
+ };
+
+ pciec0: pcie@...00000 {
+ /* placeholder */
+ };
+
+ pciec1: pcie@...00000 {
+ /* placeholder */
+ };
+
+ rcar_sound: sound@...00000 {
+ /* placeholder */
+
+ rcar_sound,dvc {
+ dvc0: dvc-0 {
+ };
+ dvc1: dvc-1 {
+ };
+ };
+
+ rcar_sound,src {
+ src0: src-0 {
+ };
+ src1: src-1 {
+ };
+ };
+
+ rcar_sound,ssi {
+ ssi0: ssi-0 {
+ };
+ ssi1: ssi-1 {
+ };
+ };
+ };
+
+ usb2_phy1: usb-phy@...a0200 {
+ /* placeholder */
+ };
+
+ sdhi0: sd@...00000 {
+ /* placeholder */
+ };
+
+ sdhi1: sd@...20000 {
+ /* placeholder */
+ };
+
+ sdhi2: sd@...40000 {
+ /* placeholder */
+ };
+
+ sdhi3: sd@...60000 {
+ /* placeholder */
+ };
+
+ usb3_phy0: usb-phy@...ee000 {
+ /* placeholder */
+ };
+
+ usb3_peri0: usb@...20000 {
+ /* placeholder */
+ };
+
+ xhci0: usb@...00000 {
+ /* placeholder */
+ };
+
+ wdt0: watchdog@...20000 {
+ /* placeholder */
+ };
+ };
+};
--
2.7.4
Powered by blists - more mailing lists