[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <mhng-438aa1d8-2507-49a6-93d4-8622b6018ffd@palmer-si-x1c4>
Date: Thu, 22 Feb 2018 15:14:52 -0800 (PST)
From: Palmer Dabbelt <palmer@...ive.com>
To: parri.andrea@...il.com
CC: albert@...ive.com, linux-riscv@...ts.infradead.org,
linux-kernel@...r.kernel.org, parri.andrea@...il.com
Subject: Re: [PATCH RFC] riscv/barrier: Define __smp_{mb,rmb,wmb}
On Tue, 20 Feb 2018 02:17:28 PST (-0800), parri.andrea@...il.com wrote:
> Introduce __smp_{mb,rmb,wmb}, and rely on the generic definitions
> for smp_{mb,rmb,wmb}. A first consequence is that smp_{mb,rmb,wmb}
> map to a compiler barrier on !SMP (while their definition remains
> unchanged on SMP). As a further consequence, smp_load_acquire and
> smp_store_release have "fence rw,rw" instead of "fence iorw,iorw".
>
> Signed-off-by: Andrea Parri <parri.andrea@...il.com>
> ---
> arch/riscv/include/asm/barrier.h | 6 +++---
> 1 file changed, 3 insertions(+), 3 deletions(-)
>
> diff --git a/arch/riscv/include/asm/barrier.h b/arch/riscv/include/asm/barrier.h
> index c0319cbf1eec5..5510366d169ae 100644
> --- a/arch/riscv/include/asm/barrier.h
> +++ b/arch/riscv/include/asm/barrier.h
> @@ -34,9 +34,9 @@
> #define wmb() RISCV_FENCE(ow,ow)
>
> /* These barriers do not need to enforce ordering on devices, just memory. */
> -#define smp_mb() RISCV_FENCE(rw,rw)
> -#define smp_rmb() RISCV_FENCE(r,r)
> -#define smp_wmb() RISCV_FENCE(w,w)
> +#define __smp_mb() RISCV_FENCE(rw,rw)
> +#define __smp_rmb() RISCV_FENCE(r,r)
> +#define __smp_wmb() RISCV_FENCE(w,w)
>
> /*
> * This is a very specific barrier: it's currently only used in two places in
Thanks! I'm going to take this for the next RC.
Powered by blists - more mailing lists