[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20180226084919.wt2yljq3nxr5g2vu@flea.lan>
Date: Mon, 26 Feb 2018 09:49:19 +0100
From: Maxime Ripard <maxime.ripard@...tlin.com>
To: hao_zhang <hao5781286@...il.com>
Cc: thierry.reding@...il.com, robh+dt@...nel.org, mark.rutland@....com,
linux@...linux.org.uk, wens@...e.org, Claudiu.Beznea@...rochip.com,
linux-gpio@...r.kernel.org, linux-kernel@...r.kernel.org,
devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-pwm@...r.kernel.org, linux-sunxi@...glegroups.com
Subject: Re: [PATCH v2 2/4] ARM: dtsi: add pwm node for sun8i.
On Sun, Feb 25, 2018 at 09:51:34PM +0800, hao_zhang wrote:
> This patch adds pwm node for sun8i.
>
> Signed-off-by: hao_zhang <hao5781286@...il.com>
> ---
> arch/arm/boot/dts/sun8i-r40.dtsi | 13 +++++++++++++
> 1 file changed, 13 insertions(+)
>
> diff --git a/arch/arm/boot/dts/sun8i-r40.dtsi b/arch/arm/boot/dts/sun8i-r40.dtsi
> index 173dcc1..99a0261 100644
> --- a/arch/arm/boot/dts/sun8i-r40.dtsi
> +++ b/arch/arm/boot/dts/sun8i-r40.dtsi
> @@ -295,6 +295,11 @@
> bias-pull-up;
> };
>
> + pwm_ch0_pin: pwm-ch0-pin {
> + pins = "PB2";
> + function = "pwm";
> + };
> +
> uart0_pb_pins: uart0-pb-pins {
> pins = "PB22", "PB23";
> function = "uart0";
> @@ -306,6 +311,14 @@
> reg = <0x01c20c90 0x10>;
> };
>
> + pwm: pwm@...3400 {
> + compatible = "allwinner,sun8i-r40-pwm";
> + reg = <0x01c23400 0x154>;
The size must be the size of the whole memory block allocated to the
controller, so that would be 0x400 in this case.
Maxime
--
Maxime Ripard, Bootlin (formerly Free Electrons)
Embedded Linux and Kernel engineering
https://bootlin.com
Download attachment "signature.asc" of type "application/pgp-signature" (834 bytes)
Powered by blists - more mailing lists