[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <5A997559.9060103@hisilicon.com>
Date:   Fri, 2 Mar 2018 16:01:29 +0000
From:   Wei Xu <xuwei5@...ilicon.com>
To:     Huazhong Tan <tanhuazhong@...wei.com>
CC:     <linuxarm@...wei.com>, <linux-arm-kernel@...ts.infradead.org>,
        <devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH] arm64: dts: hisi: add hns-dsaf cpld control for the hip07
 SoC
Hi Huazhong,
On 2018/1/18 12:31, Huazhong Tan wrote:
> Add cpld-syscon node to support the cpld control for hns-dsaf
> on the hip07 SoC.
> 
> Signed-off-by: Huazhong Tan <tanhuazhong@...wei.com>
> ---
Applied into hisilicon dt tree.
Thanks!
BR,
Wei
>  arch/arm64/boot/dts/hisilicon/hip07.dtsi | 8 ++++++++
>  1 file changed, 8 insertions(+)
> 
> diff --git a/arch/arm64/boot/dts/hisilicon/hip07.dtsi b/arch/arm64/boot/dts/hisilicon/hip07.dtsi
> index 2c01a21..4bd6416 100644
> --- a/arch/arm64/boot/dts/hisilicon/hip07.dtsi
> +++ b/arch/arm64/boot/dts/hisilicon/hip07.dtsi
> @@ -1127,6 +1127,12 @@
>  			reg = <0x0 0xc0000000 0x0 0x10000>;
>  		};
>  
> +		dsa_cpld: dsa_cpld@...00010 {
> +			compatible = "syscon";
> +			reg = <0x0 0x78000010 0x0 0x100>;
> +			reg-io-width = <2>;
> +		};
> +
>  		pcie_subctl: pcie_subctl@...00000 {
>  			compatible = "hisilicon,pcie-sas-subctrl", "syscon";
>  			reg = <0x0 0xa0000000 0x0 0x10000>;
> @@ -1258,6 +1264,7 @@
>  			port@0 {
>  				reg = <0>;
>  				serdes-syscon = <&serdes_ctrl>;
> +				cpld-syscon = <&dsa_cpld 0x0>;
>  				port-rst-offset = <0>;
>  				port-mode-offset = <0>;
>  				mc-mac-mask = [ff f0 00 00 00 00];
> @@ -1267,6 +1274,7 @@
>  			port@1 {
>  				reg = <1>;
>  				serdes-syscon= <&serdes_ctrl>;
> +				cpld-syscon = <&dsa_cpld 0x4>;
>  				port-rst-offset = <1>;
>  				port-mode-offset = <1>;
>  				mc-mac-mask = [ff f0 00 00 00 00];
> 
Powered by blists - more mailing lists
 
