[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <4610682.YhluMk2iks@phil>
Date: Mon, 12 Mar 2018 11:52:54 +0100
From: Heiko Stuebner <heiko@...ech.de>
To: Shunqian Zheng <zhengsq@...k-chips.com>
Cc: linux-rockchip@...ts.infradead.org, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
dianders@...omium.org
Subject: Re: [PATCH] arm64: dts: rockchip: assign clock rate for ACLK_VIO
Am Montag, 12. März 2018, 02:50:48 CET schrieb Shunqian Zheng:
> The ACLK_VIO is a parent clock used by a several children,
> its suggested clock rate is 400MHz. Right now it gets 400MHz
> because it sources from CPLL(800M) and divides by 2 after reset.
> It's good not to rely on default values like this, so let's
> explicitly set it.
> NOTE: it's expected that at least one board may override cru node and
> set the CPLL to 1.6 GHz. On that board it will be very important to be
> explicit about aclk-vio being 400 MHz.
>
> Signed-off-by: Shunqian Zheng <zhengsq@...k-chips.com>
applied for 4.17
Thanks
Heiko
Powered by blists - more mailing lists