| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <004d01d3bb7a$e5ec7700$b1c56500$@codeaurora.org>
Date: Wed, 14 Mar 2018 15:27:35 +0530
From: <vkilari@...eaurora.org>
To: "'Jeremy Linton'" <jeremy.linton@....com>,
<linux-acpi@...r.kernel.org>
Cc: <linux-arm-kernel@...ts.infradead.org>, <sudeep.holla@....com>,
<lorenzo.pieralisi@....com>, <hanjun.guo@...aro.org>,
<rjw@...ysocki.net>, <will.deacon@....com>,
<catalin.marinas@....com>, <gregkh@...uxfoundation.org>,
<mark.rutland@....com>, <linux-kernel@...r.kernel.org>,
<linux-riscv@...ts.infradead.org>, <wangxiongfeng2@...wei.com>,
<ahs3@...hat.com>, <dietmar.eggemann@....com>,
<morten.rasmussen@....com>, <palmer@...ive.com>, <lenb@...nel.org>,
<john.garry@...wei.com>, <austinwc@...eaurora.org>,
<tnowicki@...iumnetworks.com>
Subject: RE: [PATCH v7 00/13] Support PPTT for ARM64
Hi Jeremy,
> -----Original Message-----
> From: Jeremy Linton <jeremy.linton@....com>
> Sent: Thursday, March 1, 2018 3:36 AM
> To: linux-acpi@...r.kernel.org
> Cc: linux-arm-kernel@...ts.infradead.org; sudeep.holla@....com;
> lorenzo.pieralisi@....com; hanjun.guo@...aro.org; rjw@...ysocki.net;
> will.deacon@....com; catalin.marinas@....com;
> gregkh@...uxfoundation.org; mark.rutland@....com; linux-
> kernel@...r.kernel.org; linux-riscv@...ts.infradead.org;
> wangxiongfeng2@...wei.com; vkilari@...eaurora.org; ahs3@...hat.com;
> dietmar.eggemann@....com; morten.rasmussen@....com;
> palmer@...ive.com; lenb@...nel.org; john.garry@...wei.com;
> austinwc@...eaurora.org; tnowicki@...iumnetworks.com; Jeremy Linton
> <jeremy.linton@....com>
> Subject: [PATCH v7 00/13] Support PPTT for ARM64
>
> ACPI 6.2 adds the Processor Properties Topology Table (PPTT), which is
used to
> describe the processor and cache topology. Ideally it is used to
extend/override
> information provided by the hardware, but right now ARM64 is entirely
> dependent on firmware provided tables.
>
> This patch parses the table for the cache topology and CPU topology.
> When we enable ACPI/PPTT for arm64 we map the physical_id to the PPTT
> node flagged as the physical package by the firmware.
> This results in topologies that match what the remainder of the system
expects.
> To avoid inverted scheduler domains we then set the MC domain equal to the
> largest cache within the socket below the NUMA domain.
>
> For example on juno:
> [root@...mon-juno-rh topology]# lstopo-no-graphics
> Package L#0
> L2 L#0 (1024KB)
> L1d L#0 (32KB) + L1i L#0 (32KB) + Core L#0 + PU L#0 (P#0)
> L1d L#1 (32KB) + L1i L#1 (32KB) + Core L#1 + PU L#1 (P#1)
> L1d L#2 (32KB) + L1i L#2 (32KB) + Core L#2 + PU L#2 (P#2)
> L1d L#3 (32KB) + L1i L#3 (32KB) + Core L#3 + PU L#3 (P#3)
> L2 L#1 (2048KB)
> L1d L#4 (32KB) + L1i L#4 (48KB) + Core L#4 + PU L#4 (P#4)
> L1d L#5 (32KB) + L1i L#5 (48KB) + Core L#5 + PU L#5 (P#5)
> HostBridge L#0
> PCIBridge
> PCIBridge
> PCIBridge
> PCI 1095:3132
> Block(Disk) L#0 "sda"
> PCIBridge
> PCI 1002:68f9
> GPU L#1 "renderD128"
> GPU L#2 "card0"
> GPU L#3 "controlD64"
> PCIBridge
> PCI 11ab:4380
> Net L#4 "enp8s0"
>
> Git tree at:
> http://linux-arm.org/git?p=linux-jlinton.git
> branch: pptt_v7
Tested this series and looks good
Tested by: Vijaya Kumar K <vkilari@...eaurora.org>
>
> v6->v7:
> Add additional patch to use the last cache level within the NUMA
> or socket as the MC domain. This assures the MC domain is
> equal or smaller than the DIE.
>
> Various formatting/etc review comments.
>
> Rebase to 4.16rc2
>
> v5->v6:
> Add additional patches which re-factor how the initial DT code sets
> up the cacheinfo structure so that its not as dependent on the
> of_node stored in that tree. Once that is done we rename it
> for use with the ACPI code.
>
> Additionally there were a fair number of minor name/location/etc
> tweaks scattered about made in response to review comments.
>
> v4->v5:
> Update the cache type from NOCACHE to UNIFIED when all the cache
> attributes we update are valid. This fixes a problem where caches
> which are entirely created by the PPTT don't show up in lstopo.
>
> Give the PPTT its own firmware_node in the cache structure instead of
> sharing it with the of_node.
>
> Move some pieces around between patches.
>
> (see previous cover letters for futher changes)
>
> Jeremy Linton (13):
> drivers: base: cacheinfo: move cache_setup_of_node()
> drivers: base: cacheinfo: setup DT cache properties early
> cacheinfo: rename of_node to fw_token
> arm64/acpi: Create arch specific cpu to acpi id helper
> ACPI/PPTT: Add Processor Properties Topology Table parsing
> ACPI: Enable PPTT support on ARM64
> drivers: base cacheinfo: Add support for ACPI based firmware tables
> arm64: Add support for ACPI based firmware tables
> ACPI/PPTT: Add topology parsing code
> arm64: topology: rename cluster_id
> arm64: topology: enable ACPI/PPTT based CPU topology
> ACPI: Add PPTT to injectable table list
> arm64: topology: divorce MC scheduling domain from core_siblings
>
> arch/arm64/Kconfig | 1 +
> arch/arm64/include/asm/acpi.h | 4 +
> arch/arm64/include/asm/topology.h | 9 +-
> arch/arm64/kernel/cacheinfo.c | 15 +-
> arch/arm64/kernel/topology.c | 132 +++++++-
> arch/riscv/kernel/cacheinfo.c | 1 -
> drivers/acpi/Kconfig | 3 +
> drivers/acpi/Makefile | 1 +
> drivers/acpi/pptt.c | 642
> ++++++++++++++++++++++++++++++++++++++
> drivers/acpi/tables.c | 2 +-
> drivers/base/cacheinfo.c | 157 +++++-----
> include/linux/acpi.h | 4 +
> include/linux/cacheinfo.h | 17 +-
> 13 files changed, 882 insertions(+), 106 deletions(-) create mode 100644
> drivers/acpi/pptt.c
>
> --
> 2.13.6
Powered by blists - more mailing lists