[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAKgT0Ue=hYC6qRO9Z193JKKvkQtmyaXm3rcy3naxFqTRW0J_8g@mail.gmail.com>
Date: Wed, 14 Mar 2018 18:47:23 -0700
From: Alexander Duyck <alexander.duyck@...il.com>
To: Sinan Kaya <okaya@...eaurora.org>
Cc: Netdev <netdev@...r.kernel.org>, Timur Tabi <timur@...eaurora.org>,
sulrich@...eaurora.org, linux-arm-msm@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org,
Jeff Kirsher <jeffrey.t.kirsher@...el.com>,
intel-wired-lan <intel-wired-lan@...ts.osuosl.org>,
LKML <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH 2/7] ixgbe: eliminate duplicate barriers on weakly-ordered archs
On Tue, Mar 13, 2018 at 8:20 PM, Sinan Kaya <okaya@...eaurora.org> wrote:
> Code includes wmb() followed by writel() in multiple places. writel()
> already has a barrier on some architectures like arm64.
>
> This ends up CPU observing two barriers back to back before executing the
> register write.
>
> Since code already has an explicit barrier call, changing writel() to
> writel_relaxed().
>
> Signed-off-by: Sinan Kaya <okaya@...eaurora.org>
In this patch you missed the writel at the end of ixgbe_tx_map.
Powered by blists - more mailing lists