[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <AAC74653-C6EB-4BE3-BB19-210687C1E158@aosc.io>
Date: Wed, 21 Mar 2018 10:18:13 +0800
From: Icenowy Zheng <icenowy@...c.io>
To: Maxime Ripard <maxime.ripard@...tlin.com>
CC: Rob Herring <robh+dt@...nel.org>, Chen-Yu Tsai <wens@...e.org>,
devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-kernel@...r.kernel.org, linux-clk@...r.kernel.org,
linux-sunxi@...glegroups.com
Subject: Re: [PATCH 2/7] dt-bindings: add binding for the Allwinner A64 DE2 bus
于 2018年3月21日 GMT+08:00 上午2:46:46, Maxime Ripard <maxime.ripard@...tlin.com> 写到:
>On Sat, Mar 17, 2018 at 01:53:49AM +0800, Icenowy Zheng wrote:
>> All the sub-blocks of Allwinner A64 DE2 needs the SRAM C on A64 SoC
>to
>> be claimed, otherwise the whole DE2 space is inaccessible.
>>
>> Add a device tree binding of the DE2 part as a sub-bus.
>
>Where did you get the info that it was a bus?
There's no direct evidence, just some guess.
The DE2 is a whole part that is just allocated a memory
space at the user manual, and the SRAM controls the
access to all modules in the DE2.
So it might be a bus.
Implement it as a bus is a clear representation on A64.
>
>Maxime
Powered by blists - more mailing lists