linux-kernel - Why two irq chips for MSI

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Message-ID: <81eb7191-1c5c-ad27-2714-9563e4ef7c68@gmail.com>
Date:   Wed, 21 Mar 2018 22:42:36 +0530
From:   valmiki <valmikibow@...il.com>
To:     linux-pci <linux-pci@...r.kernel.org>,
        Linux Kernel Mailing List <linux-kernel@...r.kernel.org>
Cc:     Bjorn Helgaas <helgaas@...nel.org>,
        Marc Zyngier <marc.zyngier@....com>
Subject: Why two irq chips for MSI

Hi,

In most of the RP drivers, why two irq chips are being used for MSI ?

One at irq_domain_set_info (which uses irq_compose_msi_msg and 
irq_set_affinity methods) and another being registered with struct 
msi_domain_info (which uses irq_mask/irq_unmask methods).

When will each chip be used w.r.t to virq ?

Thanks,
Valmiki

---
This email has been checked for viruses by Avast antivirus software.
https://www.avast.com/antivirus