[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <9b60dee0-2504-6ae3-fda3-64c4458025c3@xevo.com>
Date: Wed, 28 Mar 2018 16:29:47 -0700
From: Martin Kelly <mkelly@...o.com>
To: yong.deng@...ewell.com,
Maxime Ripard <maxime.ripard@...e-electrons.com>
Cc: Mauro Carvalho Chehab <mchehab@...nel.org>,
Rob Herring <robh+dt@...nel.org>,
Mark Rutland <mark.rutland@....com>,
Chen-Yu Tsai <wens@...e.org>,
"David S. Miller" <davem@...emloft.net>,
Greg Kroah-Hartman <gregkh@...uxfoundation.org>,
Linus Walleij <linus.walleij@...aro.org>,
Randy Dunlap <rdunlap@...radead.org>,
Hans Verkuil <hans.verkuil@...co.com>,
Stanimir Varbanov <stanimir.varbanov@...aro.org>,
Benjamin Gaignard <benjamin.gaignard@...aro.org>,
Arnd Bergmann <arnd@...db.de>,
Philipp Zabel <p.zabel@...gutronix.de>,
Ramesh Shanmugasundaram <ramesh.shanmugasundaram@...renesas.com>,
Yannick Fertre <yannick.fertre@...com>,
Sakari Ailus <sakari.ailus@...ux.intel.com>,
Todor Tomov <todor.tomov@...aro.org>,
linux-media@...r.kernel.org, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
linux-sunxi@...glegroups.com
Subject: Re: [linux-sunxi] [PATCH v9 0/2] Initial Allwinner V3s CSI Support
On 03/05/2018 05:51 PM, Yong Deng wrote:
> This patchset add initial support for Allwinner V3s CSI.
>
> Allwinner V3s SoC features two CSI module. CSI0 is used for MIPI CSI-2
> interface and CSI1 is used for parallel interface. This is not
> documented in datasheet but by test and guess.
>
> This patchset implement a v4l2 framework driver and add a binding
> documentation for it.
>
> Currently, the driver only support the parallel interface. And has been
> tested with a BT1120 signal which generating from FPGA. The following
> fetures are not support with this patchset:
> - ISP
> - MIPI-CSI2
> - Master clock for camera sensor
> - Power regulator for the front end IC
>
Hi Yong,
Thanks so much, this driver is a great contribution!
Unfortunately the board I'm working with (nanopi neo air) uses the MIPI
CSI-2 CSI0 interface rather than CSI1. Do you have any plans to support
the MIPI CSI-2 interface at some point? If not, do you know the scope of
what would be involved?
Powered by blists - more mailing lists