lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <1522640032-3357-2-git-send-email-davidwang@zhaoxin.com> Date: Mon, 2 Apr 2018 11:33:51 +0800 From: David Wang <davidwang@...oxin.com> To: <tony.luck@...el.com>, <bp@...en8.de>, <tglx@...utronix.de>, <mingo@...hat.com>, <hpa@...or.com>, <x86@...nel.org>, <linux-edac@...r.kernel.org>, <linux-kernel@...r.kernel.org> CC: <brucechang@...-alliance.com>, <cooperyan@...oxin.com>, <qiyuanwang@...oxin.com>, <benjaminpan@...tech.com>, <lukelin@...cpu.com>, <timguo@...oxin.com>, David Wang <davidwang@...oxin.com> Subject: [PATCH v2 1/2] x86/mce: new Centaur CPUs support MCE broadcasting This patch is used to tell the kernel that newer Centaur CPU support MCE broadcasting. Signed-off-by: David Wang <davidwang@...oxin.com> --- arch/x86/kernel/cpu/mcheck/mce.c | 11 +++++++++++ 1 file changed, 11 insertions(+) diff --git a/arch/x86/kernel/cpu/mcheck/mce.c b/arch/x86/kernel/cpu/mcheck/mce.c index 7065846..c3db7ce 100644 --- a/arch/x86/kernel/cpu/mcheck/mce.c +++ b/arch/x86/kernel/cpu/mcheck/mce.c @@ -1688,6 +1688,17 @@ static int __mcheck_cpu_apply_quirks(struct cpuinfo_x86 *c) if (c->x86 == 6 && c->x86_model == 45) quirk_no_way_out = quirk_sandybridge_ifu; } + + if (c->x86_vendor == X86_VENDOR_CENTAUR) { + /* + * All newer Centaur CPUs support MCE broadcasting. Enable + * synchronization with a one second timeout. + */ + if ((c->x86 > 6 || (c->x86 == 6 && c->x86_model == 0xf && c->x86_mask >=0xe)) && + cfg->monarch_timeout < 0) + cfg->monarch_timeout = USEC_PER_SEC; + } + if (cfg->monarch_timeout < 0) cfg->monarch_timeout = 0; if (cfg->bootlog != 0) -- 1.9.1
Powered by blists - more mailing lists