lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-Id: <20180403061836.3926-6-mylene.josserand@bootlin.com> Date: Tue, 3 Apr 2018 08:18:28 +0200 From: Mylène Josserand <mylene.josserand@...tlin.com> To: linux@...linux.org.uk, maxime.ripard@...tlin.com, wens@...e.org, marc.zyngier@....com, mark.rutland@....com, robh+dt@...nel.org Cc: devicetree@...r.kernel.org, clabbe.montjoie@...il.com, quentin.schulz@...tlin.com, thomas.petazzoni@...tlin.com, mylene.josserand@...tlin.com, linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org Subject: [PATCH v5 05/13] ARM: dts: sun8i: Add R_CPUCFG device node for the A83T dtsi The R_CPUCFG is a collection of registers needed for SMP bringup on clusters and cluster's reset. For the moment, documentation about this register is found in Allwinner's code only. Signed-off-by: Mylène Josserand <mylene.josserand@...tlin.com> --- arch/arm/boot/dts/sun8i-a83t.dtsi | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/arch/arm/boot/dts/sun8i-a83t.dtsi b/arch/arm/boot/dts/sun8i-a83t.dtsi index 32992afa0b12..85f14f4ebeed 100644 --- a/arch/arm/boot/dts/sun8i-a83t.dtsi +++ b/arch/arm/boot/dts/sun8i-a83t.dtsi @@ -933,6 +933,11 @@ #reset-cells = <1>; }; + r_cpucfg@...1c00 { + compatible = "allwinner,sun8i-a83t-r-cpucfg"; + reg = <0x1f01c00 0x100>; + }; + r_pio: pinctrl@...2c00 { compatible = "allwinner,sun8i-a83t-r-pinctrl"; reg = <0x01f02c00 0x400>; -- 2.11.0
Powered by blists - more mailing lists