lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Date:   Thu, 5 Apr 2018 22:08:14 +0530
From:   Muni Sekhar <>
To:     linux-serial <>,,
        kernelnewbies <>
Subject: uart throughput

Hi All,

I’ve an uart hardware implemented on Xilinx FPGA image and it connects
to host CPU(Intel based chip) on PCIe bus in Linux platform.

The following parameters were fixed or varied when measuring the UART
throughput in internal loopback mode(UART_RX and UART_TX pins were
internally connected):

•             Uart baud rate

•             Parity Bit

•             Stop Bit(s)

The primary factor affecting UART throughput is the baud rate, apart
from this any other factors affect the UART throughput?

For 4000000 bps uart baud rate, what should be the theoretical peak
data throughput?


Powered by blists - more mailing lists