[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <1523263306-28665-1-git-send-email-tdas@codeaurora.org>
Date: Mon, 9 Apr 2018 14:11:43 +0530
From: Taniya Das <tdas@...eaurora.org>
To: Stephen Boyd <sboyd@...eaurora.org>,
Michael Turquette <mturquette@...libre.com>
Cc: Andy Gross <andy.gross@...aro.org>,
David Brown <david.brown@...aro.org>,
Rajendra Nayak <rnayak@...eaurora.org>,
Odelu Kukatla <okukatla@...eaurora.org>,
Amit Nischal <anischal@...eaurora.org>,
linux-arm-msm@...r.kernel.org, linux-soc@...r.kernel.org,
linux-clk@...r.kernel.org, linux-kernel@...r.kernel.org,
Taniya Das <tdas@...eaurora.org>
Subject: [PATCH v2 0/3] Update reset and poll logic for GDSCs
[v2]
* Addressed review comments given in v1 series
This series implements the below logic for the GDSCs
1. logic to reset the AON logic before or assert/deassert the block
control reset removing the clamp io for few GDSCs on SDM845 SoC.
2. It also introduces the requirement to poll for higher timeout values
for few of the GDSCs.
3. There is a new poll register for the GDSCs on SDM845 SoCs which needs
to be polled for the correct hardware status of the GDSCs.
Amit Nischal (3):
clk: qcom: gdsc: Add support to reset AON and block reset logic
clk: qcom: gdsc: Add support to poll for higher timeout value
clk: qcom: gdsc: Add support to poll CFG register to check GDSC state
drivers/clk/qcom/gdsc.c | 63 +++++++++++++++++++++++++++++++++++++++++++------
drivers/clk/qcom/gdsc.h | 5 +++-
2 files changed, 60 insertions(+), 8 deletions(-)
--
Qualcomm INDIA, on behalf of Qualcomm Innovation Center, Inc.is a member
of the Code Aurora Forum, hosted by the Linux Foundation.
Powered by blists - more mailing lists