lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-Id: <9557d29f-49ca-c735-3630-df12b0415f7b@au1.ibm.com> Date: Wed, 18 Apr 2018 17:03:50 +1000 From: Andrew Donnellan <andrew.donnellan@....ibm.com> To: "Alastair D'Silva" <alastair@....ibm.com>, linuxppc-dev@...ts.ozlabs.org Cc: linux-kernel@...r.kernel.org, linux-doc@...r.kernel.org, mikey@...ling.org, vaibhav@...ux.vnet.ibm.com, aneesh.kumar@...ux.vnet.ibm.com, malat@...ian.org, felix@...ux.vnet.ibm.com, pombredanne@...b.com, sukadev@...ux.vnet.ibm.com, npiggin@...il.com, gregkh@...uxfoundation.org, arnd@...db.de, fbarrat@...ux.vnet.ibm.com, corbet@....net, "Alastair D'Silva" <alastair@...ilva.org> Subject: Re: [PATCH v2 1/7] powerpc: Add TIDR CPU feature for Power9 On 18/04/18 11:08, Alastair D'Silva wrote: > From: Alastair D'Silva <alastair@...ilva.org> > > This patch adds a CPU feature bit to show whether the CPU has > the TIDR register available, enabling as_notify/wait in userspace. > > Signed-off-by: Alastair D'Silva <alastair@...ilva.org> Per my previous email: Reviewed-by: Andrew Donnellan <andrew.donnellan@....ibm.com> -- Andrew Donnellan OzLabs, ADL Canberra andrew.donnellan@....ibm.com IBM Australia Limited
Powered by blists - more mailing lists