lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CA+ToGPHA+Y=0PtiXF7fTSqSgwtzsJy3Z=U1i3xiW9jkzQGsXWQ@mail.gmail.com>
Date:   Mon, 23 Apr 2018 08:49:25 -0300
From:   Diego Viola <diego.viola@...il.com>
To:     Peter Zijlstra <peterz@...radead.org>
Cc:     linux-kernel@...r.kernel.org, tglx@...utronix.de,
        len.brown@...el.com, rui.zhang@...el.com,
        "Rafael J. Wysocki" <rjw@...ysocki.net>
Subject: Re: Experiencing freezes with kernel 4.16.3 on a desktop with E5500
 CPU (bisect included)

On Mon, Apr 23, 2018 at 8:48 AM, Peter Zijlstra <peterz@...radead.org> wrote:
> On Mon, Apr 23, 2018 at 08:23:24AM -0300, Diego Viola wrote:
>> > That's a Core2 era chip; does it actually have stable TSC ?
>>
>> I'm not sure.
>
> dmesg | grep -i tsc
>
> should be able to tell you.

[diego@...lcore ~]$ dmesg | grep -i tsc
[    0.000000] tsc: Fast TSC calibration using PIT
[    0.016666] tsc: Fast TSC calibration using PIT
[    0.019999] tsc: Detected 2793.087 MHz processor
[    0.019999] clocksource: tsc-early: mask: 0xffffffffffffffff
max_cycles: 0x2842be30f1f, max_idle_ns: 440795236296 ns
[    0.162058] clocksource: Switched to clocksource tsc-early
[    0.300076] tsc: Marking TSC unstable due to TSC halts in idle
[diego@...lcore ~]$

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ