lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Date:   Mon, 23 Apr 2018 09:41:05 -0700
From:   Kevin Hilman <khilman@...libre.com>
To:     Ulf Hansson <ulf.hansson@...aro.org>
Cc:     Yixun Lan <yixun.lan@...ogic.com>, Rob Herring <robh@...nel.org>,
        devicetree <devicetree@...r.kernel.org>,
        "linux-mmc@...r.kernel.org" <linux-mmc@...r.kernel.org>,
        Nan Li <nan.li@...ogic.com>,
        Linux Kernel Mailing List <linux-kernel@...r.kernel.org>,
        Carlo Caione <carlo@...one.org>,
        "open list:ARM/Amlogic Meson..." <linux-amlogic@...ts.infradead.org>,
        Jerome Brunet <jbrunet@...libre.com>,
        Linux ARM <linux-arm-kernel@...ts.infradead.org>,
        Heiner Kallweit <hkallweit1@...il.com>
Subject: Re: [PATCH v2] ARM64: dts: meson-axg: enable the eMMC controller

On Thu, Apr 19, 2018 at 11:55 PM, Ulf Hansson <ulf.hansson@...aro.org> wrote:
> On 19 April 2018 at 19:58, Kevin Hilman <khilman@...libre.com> wrote:
>> Yixun Lan <yixun.lan@...ogic.com> writes:
>>
>>> From: Nan Li <nan.li@...ogic.com>
>>>
>>> The IP of eMMC controller in AXG is similiar to Meson-GX series.
>>> Here we add the initial support of the HS200 mode with
>>> clock running at 166MHz (to be safe), since we found some eMMC chip
>>> fail to run at 200MHz due to tunning phase error.
>>>
>>> Signed-off-by: Nan Li <nan.li@...ogic.com>
>>> Signed-off-by: Yixun Lan <yixun.lan@...ogic.com>
>>
>> Applied to v4.18/dt64
>>
>>> ---
>>> Hi Kevin
>>>   Please note this patch actually depend on the eMMC driver here [0].
>>>   Still a few problem to solve, to improve the tuning phase driver to make
>>> the clock running at 200MHz, and to further support the HS400 mode.
>>> Anyway, this patch itself is quite independent.
>>
>> The driver changes are queued for v4.18 also.  Good!
>
> Right, may I consider that as an ack? :-)

I thought it was already merged while I was OoO, so I didn't bother to
reply with an ack, but if it's not too late, then yes:

Acked-by: Kevin Hilman <khilman@...libre.com>

Kevin

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ