lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Fri, 27 Apr 2018 09:05:22 -0500 From: Rob Herring <robh@...nel.org> To: David Lechner <david@...hnology.com> Cc: linux-clk@...r.kernel.org, devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, Michael Turquette <mturquette@...libre.com>, Stephen Boyd <sboyd@...eaurora.org>, Mark Rutland <mark.rutland@....com>, Sekhar Nori <nsekhar@...com>, Kevin Hilman <khilman@...nel.org>, Bartosz Golaszewski <bgolaszewski@...libre.com>, Adam Ford <aford173@...il.com>, linux-kernel@...r.kernel.org Subject: Re: [PATCH v9 24/27] dt-bindings: timer: new bindings for TI DaVinci timer On Thu, Apr 26, 2018 at 07:17:42PM -0500, David Lechner wrote: > This adds new device tree bindings for the timer IP block of TI > DaVinci-like SoCs. > > Signed-off-by: David Lechner <david@...hnology.com> > --- > > v9 changes: > - new patch in v9 > > > .../bindings/timer/ti,davinci-timer.txt | 24 +++++++++++++++++++ > 1 file changed, 24 insertions(+) > create mode 100644 Documentation/devicetree/bindings/timer/ti,davinci-timer.txt > > diff --git a/Documentation/devicetree/bindings/timer/ti,davinci-timer.txt b/Documentation/devicetree/bindings/timer/ti,davinci-timer.txt > new file mode 100644 > index 000000000000..2091eca46981 > --- /dev/null > +++ b/Documentation/devicetree/bindings/timer/ti,davinci-timer.txt > @@ -0,0 +1,24 @@ > +* Device tree bindings for Texas Instruments DaVinci timer > + > +This document provides bindings for the 64-bit timer in the DaVinci > +architecture devices. The timer can be configured as a general-purpose 64-bit > +timer, dual general-purpose 32-bit timers. When configured as dual 32-bit > +timers, each half can operate in conjunction (chain mode) or independently > +(unchained mode) of each other. > + > +It is global timer is a free running up-counter and can generate interrupt Doesn't make sense, too many 'is'. There's no interrupt property listed. > +when the counter reaches preset counter values. > + > +Required properties: > + > +- compatible : should be "ti,davinci-timer". > +- reg : specifies base physical address and count of the registers. > +- clocks : the clock feeding the timer clock. > + > +Example: > + > + clocksource: timer@...00 { > + compatible = "ti,davinci-timer"; > + reg = <0x20000 0x1000>; > + clocks = <&pll0_auxclk>; > + }; > -- > 2.17.0 >
Powered by blists - more mailing lists